IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-03-09 13:50
Impact of the Interconnection Network Structure on Shuffle Completion Time in MapReduce Processing
Tatsuma Matsuki (Osaka Univ.), Tatsuaki Kimura, Tatsuya Mori (NTT), Tetsuya Takine (Osaka Univ.) IN2011-200
Abstract (in Japanese) (See Japanese page) 
(in English) MapReduce processing, a typical distributed processing scheme in data
centers, includes shuffle operation, where a massive amount of data
are transferred between computation servers. In this article, we
investigate the impact of the interconnection network structure on the
shuffle completion time. For this purpose, we consider a simple tree
structure and fat-tree strucure, and investigate their impact on the
shuffle completion time through theoretical examination and simulation
experiments.
Keyword (in Japanese) (See Japanese page) 
(in English) MapReduce processing / shuffle completion time / tree structure / fat-tree structure / / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 469, IN2011-200, pp. 377-382, March 2012.
Paper # IN2011-200 
Date of Issue 2012-03-01 (IN) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF IN2011-200

Conference Information
Committee NS IN  
Conference Date 2012-03-08 - 2012-03-09 
Place (in Japanese) (See Japanese page) 
Place (in English) Miyazaki Seagia 
Topics (in Japanese) (See Japanese page) 
Topics (in English) General 
Paper Information
Registration To IN 
Conference Code 2012-03-NS-IN 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Impact of the Interconnection Network Structure on Shuffle Completion Time in MapReduce Processing 
Sub Title (in English)  
Keyword(1) MapReduce processing  
Keyword(2) shuffle completion time  
Keyword(3) tree structure  
Keyword(4) fat-tree structure  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Tatsuma Matsuki  
1st Author's Affiliation Osaka University (Osaka Univ.)
2nd Author's Name Tatsuaki Kimura  
2nd Author's Affiliation NTT Service Integration Laboratories (NTT)
3rd Author's Name Tatsuya Mori  
3rd Author's Affiliation NTT Service Integration Laboratories (NTT)
4th Author's Name Tetsuya Takine  
4th Author's Affiliation Osaka University (Osaka Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2012-03-09 13:50:00 
Presentation Time 20 minutes 
Registration for IN 
Paper # IN2011-200 
Volume (vol) vol.111 
Number (no) no.469 
Page pp.377-382 
#Pages
Date of Issue 2012-03-01 (IN) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan