IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-03-06 16:20
A Length Matching Routing Algorithm on Single Layer Using Longer Path Algorithm for Single Net
Syouhei Furuyama, Yukihide Kohira (UoA) VLD2011-131
Abstract (in Japanese) (See Japanese page) 
(in English) Due to the increase of operation frequency in recent LSI systems, signal propagation delays are required to achieve specifications with very high accuracy. In order to meet the specifications, the route of a net often needs to be detoured in order to increase the routing delay of the net.
In this paper, we handle the length-matching routing problem for multiple nets in a single layer with obstacles for PCB routing. To solve this problem, we propose a heuristic algorithm for trunk routing problem which is a sub-problem of PCB routing problem. In the proposed algorithm, routes are connected one by one near the boundaries of the routing area to keep the connectivity of all nets. The proposed algorithm obtains routes with small errors between wire lengths and target lengths.
Keyword (in Japanese) (See Japanese page) 
(in English) PCB routing / length-matching routing / trunk routing / longer path algorithm / boundary routing / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 450, VLD2011-131, pp. 67-72, March 2012.
Paper # VLD2011-131 
Date of Issue 2012-02-28 (VLD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2011-131

Conference Information
Committee VLD  
Conference Date 2012-03-06 - 2012-03-07 
Place (in Japanese) (See Japanese page) 
Place (in English) B-con Plaza 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Methodologies for System-on-a-chip 
Paper Information
Registration To VLD 
Conference Code 2012-03-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Length Matching Routing Algorithm on Single Layer Using Longer Path Algorithm for Single Net 
Sub Title (in English)  
Keyword(1) PCB routing  
Keyword(2) length-matching routing  
Keyword(3) trunk routing  
Keyword(4) longer path algorithm  
Keyword(5) boundary routing  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Syouhei Furuyama  
1st Author's Affiliation The University of Aizu (UoA)
2nd Author's Name Yukihide Kohira  
2nd Author's Affiliation The University of Aizu (UoA)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2012-03-06 16:20:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2011-131 
Volume (vol) vol.111 
Number (no) no.450 
Page pp.67-72 
#Pages
Date of Issue 2012-02-28 (VLD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan