IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-03-03 11:00
An Automatic Parallelization Scheme Used in JIT Compilation for Dynamic Language Applications
Ryotaro Ikeda, Nobuhiko Sugino (Tokyo Tech) CPSY2011-90 DC2011-94
Abstract (in Japanese) (See Japanese page) 
(in English) An automatic parallelization scheme for dynamic language applications under interpreter ex-ecution environment is proposed. In the proposal, when a dynamic language application is executed under JIT(Just-In-Time) compiler support, a part of the application program is replaced by the context or the parallelized machine code block, which is prepared beforehand. The proposed scheme is applied to several example programs, and the results proves its effectiveness.
Keyword (in Japanese) (See Japanese page) 
(in English) JIT Compilation / Automatic Parallelization / Dynamic Language Implementation / High-speed Computing / / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 461, CPSY2011-90, pp. 187-192, March 2012.
Paper # CPSY2011-90 
Date of Issue 2012-02-24 (CPSY, DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CPSY2011-90 DC2011-94

Conference Information
Committee CPSY DC IPSJ-SLDM IPSJ-EMB  
Conference Date 2012-03-02 - 2012-03-03 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To CPSY 
Conference Code 2012-03-CPSY-DC-SLDM-EMB 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) An Automatic Parallelization Scheme Used in JIT Compilation for Dynamic Language Applications 
Sub Title (in English)  
Keyword(1) JIT Compilation  
Keyword(2) Automatic Parallelization  
Keyword(3) Dynamic Language Implementation  
Keyword(4) High-speed Computing  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Ryotaro Ikeda  
1st Author's Affiliation Tokyo Institute of Technology (Tokyo Tech)
2nd Author's Name Nobuhiko Sugino  
2nd Author's Affiliation Tokyo Institute of Technology (Tokyo Tech)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2012-03-03 11:00:00 
Presentation Time 30 minutes 
Registration for CPSY 
Paper # CPSY2011-90, DC2011-94 
Volume (vol) vol.111 
Number (no) no.461(CPSY), no.462(DC) 
Page pp.187-192 
#Pages
Date of Issue 2012-02-24 (CPSY, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan