IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-01-26 09:00
Merge of Functions in High-Level Synthesis using Assembly Codes as Intermediate Representation
Fumiaki Takashima, Nagisa Ishiura, Makoto Orino (Kwansei Gakuin Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Hiroyuki Kanbara (ASTEM RI/KYOTO) VLD2011-106 CPSY2011-69 RECONF2011-65
Abstract (in Japanese) (See Japanese page) 
(in English) This article presents a method of merging functions during high-level synthesis whose inputs are assembly codes generated by a compiler front-end. While synthesizing functions in programs into separate hardware modules is one of the major approaches in hardware/software codesign, the overheads for passing arguments, return values, and control will not be negligible when inter-function calls are made frequently. Our method attempts to reduce the overhead by merging multiple functions into a single hardware module. The functions are merged by ``goto conversion'' so that hardware function modules are callable both from the other hardware function modules and the software program. We take advantage of the fact that all the necessary tasks associated with function calls are incorporated as well as optimized in assembly codes generated by a front-end compiler, so that the major part of the merger tasks is done in source code level transformation. By the merger, hardware cost, as well as the overhead for inter-function calls, is reduced due to resource sharing among the functions. The preliminary experiments based on ACAP high-level synthesizer showed that the number of the execution cycles is reduced by 15\% while the FPGA LUT count is reduced by about 60\%.
Keyword (in Japanese) (See Japanese page) 
(in English) high-level synthesis / function call / merge of function / goto conversion / ACAP / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 397, VLD2011-106, pp. 89-94, Jan. 2012.
Paper # VLD2011-106 
Date of Issue 2012-01-18 (VLD, CPSY, RECONF) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2011-106 CPSY2011-69 RECONF2011-65

Conference Information
Committee VLD CPSY RECONF IPSJ-SLDM  
Conference Date 2012-01-25 - 2012-01-26 
Place (in Japanese) (See Japanese page) 
Place (in English) Hiyoshi Campus, Keio University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) FPGA Applications, etc 
Paper Information
Registration To VLD 
Conference Code 2012-01-VLD-CPSY-RECONF-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Merge of Functions in High-Level Synthesis using Assembly Codes as Intermediate Representation 
Sub Title (in English)  
Keyword(1) high-level synthesis  
Keyword(2) function call  
Keyword(3) merge of function  
Keyword(4) goto conversion  
Keyword(5) ACAP  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Fumiaki Takashima  
1st Author's Affiliation Kwansei Gakuin University (Kwansei Gakuin Univ.)
2nd Author's Name Nagisa Ishiura  
2nd Author's Affiliation Kwansei Gakuin University (Kwansei Gakuin Univ.)
3rd Author's Name Makoto Orino  
3rd Author's Affiliation Kwansei Gakuin University (Kwansei Gakuin Univ.)
4th Author's Name Hiroyuki Tomiyama  
4th Author's Affiliation Ritsumeikan University (Ritsumeikan Univ.)
5th Author's Name Hiroyuki Kanbara  
5th Author's Affiliation Advanced Scientific Technology & Management Research Institute of KYOTO (ASTEM RI/KYOTO)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2012-01-26 09:00:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2011-106, CPSY2011-69, RECONF2011-65 
Volume (vol) vol.111 
Number (no) no.397(VLD), no.398(CPSY), no.399(RECONF) 
Page pp.89-94 
#Pages
Date of Issue 2012-01-18 (VLD, CPSY, RECONF) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan