IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-01-26 09:25
High-Level Synthesis of Hardware Relinkable to Software
Makoto Orino, Nagisa Ishiura (Kwansei Gakuin Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Fumiaki Takashima (Kwansei Gakuin Univ.), Hiroyuki Kanbara (ASTEM RI/KYOTO) VLD2011-107 CPSY2011-70 RECONF2011-66
Abstract (in Japanese) (See Japanese page) 
(in English) This article presents a method of synthesizing {\em relinkable} hardware for hardware/software codesign utilizing high-level synthesis.
Recent development of high-level synthesis through binary codes or assembly codes has enabled synthesis of functions in software programs into hardware modules callable from the software.
In this scheme, however, hardware description is susceptible to the changes on the software, especially the changes on the addresses of the variables shared by software and hardware, so that the small changes on the software will lead to resynthesis of hardware or the hardware can not be linked with the other software programs.
To solve this problem, we propose a method of synthesizing hardware which is less sensitive to the software changes and thus linkable to modified or different software programs without resynthesis.
This is realized by synthesizing hardware from unlinked codes instead of linked codes, and a table of the addresses of the shared variables is passed from the software to the hardware.
Since the task of creating and passing the address table is added by source code modification, little modification is needed on the synthesis system.
We synthesized hardware modules according to the proposed method to confirm they are immune to the changes on the software part, and the hardware modules are linkable to different main programs, though extra cycles to pass the address tables are needed during initialization of the hardware modules.
Keyword (in Japanese) (See Japanese page) 
(in English) High-Level Synthesis / hardware/software codesign / relinkable hardware / ACAP / / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 397, VLD2011-107, pp. 95-100, Jan. 2012.
Paper # VLD2011-107 
Date of Issue 2012-01-18 (VLD, CPSY, RECONF) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2011-107 CPSY2011-70 RECONF2011-66

Conference Information
Committee VLD CPSY RECONF IPSJ-SLDM  
Conference Date 2012-01-25 - 2012-01-26 
Place (in Japanese) (See Japanese page) 
Place (in English) Hiyoshi Campus, Keio University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) FPGA Applications, etc 
Paper Information
Registration To VLD 
Conference Code 2012-01-VLD-CPSY-RECONF-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) High-Level Synthesis of Hardware Relinkable to Software 
Sub Title (in English)  
Keyword(1) High-Level Synthesis  
Keyword(2) hardware/software codesign  
Keyword(3) relinkable hardware  
Keyword(4) ACAP  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Makoto Orino  
1st Author's Affiliation Kwansei Gakuin University (Kwansei Gakuin Univ.)
2nd Author's Name Nagisa Ishiura  
2nd Author's Affiliation Kwansei Gakuin University (Kwansei Gakuin Univ.)
3rd Author's Name Hiroyuki Tomiyama  
3rd Author's Affiliation Ritsumeikan University (Ritsumeikan Univ.)
4th Author's Name Fumiaki Takashima  
4th Author's Affiliation Kwansei Gakuin University (Kwansei Gakuin Univ.)
5th Author's Name Hiroyuki Kanbara  
5th Author's Affiliation Advanced Scientific Technology & Management Research Institute of KYOTO (ASTEM RI/KYOTO)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2012-01-26 09:25:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2011-107, CPSY2011-70, RECONF2011-66 
Volume (vol) vol.111 
Number (no) no.397(VLD), no.398(CPSY), no.399(RECONF) 
Page pp.95-100 
#Pages
Date of Issue 2012-01-18 (VLD, CPSY, RECONF) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan