IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-01-23 14:50
Switched-Capacitor Circuit Implementation of Golden-Ratio-Encoder -- Effects of the offset voltage and finite gain of an op-amp --
Hirotaka Fukushima, Yoshihiko Horio (Tokyo Denki Univ.), Kazuyuki Aihara (Univ. of Tokyo)
Abstract (in Japanese) (See Japanese page) 
(in English) The $\beta$-encoder is an A/D converter with an exponential bit-rate accuracy with respect to the bit length $L$, and robustness for circuit parameter deviations. Recently, a golden-ratio-encoder (GRE) was proposed.
GRE is a data conversion method with a radix of the golden-ratio $\phi$ based on the $\beta$-encoder. GRE uses two previous (time-delayed) internal states to encode the input signal. However, if the delayed signals were fluctuated, the decoding performance deteriorates if we blindly use $\phi$ as a radix. Although an estimation technique for an effective radix $\hat{\phi}$ through a characteristic equation was given, it is not suitable for circuit implementations. In this paper, we discuss practical issues on integrated circuit implementations of GRE. First, we show an example of switched-capacitor circuit implementation of GRE. Then, we evaluate the effects of offset voltage and finite gain of an op-amp. Second, we propose a novel method to estimate the effective value of the radix of conversion $\hat{\phi}$ from the gain of op-amp in the circuit.
Keyword (in Japanese) (See Japanese page) 
(in English) golden-ratio-encoder (GRE) / $\beta$-encoder / A/D converter / / / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 395, NLP2011-128, pp. 23-28, Jan. 2012.
Paper # NLP2011-128 
Date of Issue 2012-01-16 (NLP) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee NLP  
Conference Date 2012-01-23 - 2012-01-24 
Place (in Japanese) (See Japanese page) 
Place (in English) Aizu-keiko-do Hall 
Topics (in Japanese) (See Japanese page) 
Topics (in English) General 
Paper Information
Registration To NLP 
Conference Code 2012-01-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Switched-Capacitor Circuit Implementation of Golden-Ratio-Encoder 
Sub Title (in English) Effects of the offset voltage and finite gain of an op-amp 
Keyword(1) golden-ratio-encoder (GRE)  
Keyword(2) $\beta$-encoder  
Keyword(3) A/D converter  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hirotaka Fukushima  
1st Author's Affiliation Tokyo Denki University (Tokyo Denki Univ.)
2nd Author's Name Yoshihiko Horio  
2nd Author's Affiliation Tokyo Denki University (Tokyo Denki Univ.)
3rd Author's Name Kazuyuki Aihara  
3rd Author's Affiliation The University of Tokyo (Univ. of Tokyo)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2012-01-23 14:50:00 
Presentation Time 25 
Registration for NLP 
Paper # IEICE-NLP2011-128 
Volume (vol) IEICE-111 
Number (no) no.395 
Page pp.23-28 
#Pages IEICE-6 
Date of Issue IEICE-NLP-2012-01-16 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan