IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-09-27 10:45
A statistical evaluation of approximate methods for soft error tolerance analysis of combinational circuits
Hidenori Ayabe, Masayoshi Yoshimura, Yusuke Matsunaga (Kyushu Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) An approximate method which evaluates soft error tolerance with sampling has been proposed. There is an method to evaluate the accuracy of this approximate method.This method, however, needs standard deviation. To calculate standard deviation is difficult to apply to large scale circuits for consuming much time. This paper presents an estimation method of standard deviation for evaluation of soft error tolerance. By using this estimation method, it is possible to efficiently evaluate soft error tolerance. Experimental results show efficacy of proposal technique.
Keyword (in Japanese) (See Japanese page) 
(in English) soft error / combinational circuits / central limit theorem / standard deviation / / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 216, VLD2011-49, pp. 49-54, Sept. 2011.
Paper # VLD2011-49 
Date of Issue 2011-09-19 (VLD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee VLD  
Conference Date 2011-09-26 - 2011-09-27 
Place (in Japanese) (See Japanese page) 
Place (in English) University of Aizu 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Physical-level Design, etc. 
Paper Information
Registration To VLD 
Conference Code 2011-09-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A statistical evaluation of approximate methods for soft error tolerance analysis of combinational circuits 
Sub Title (in English)  
Keyword(1) soft error  
Keyword(2) combinational circuits  
Keyword(3) central limit theorem  
Keyword(4) standard deviation  
1st Author's Name Hidenori Ayabe  
1st Author's Affiliation Kyushu University (Kyushu Univ.)
2nd Author's Name Masayoshi Yoshimura  
2nd Author's Affiliation Kyushu University (Kyushu Univ.)
3rd Author's Name Yusuke Matsunaga  
3rd Author's Affiliation Kyushu University (Kyushu Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2011-09-27 10:45:00 
Presentation Time 25 
Registration for VLD 
Paper # IEICE-VLD2011-49 
Volume (vol) IEICE-111 
Number (no) no.216 
Page pp.49-54 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2011-09-19 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan