IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-09-26 14:50
MSA: Mixed Stochastic Algorithm for Placement with Larger Solution Space
Yiqiang Sheng (Tokyo Inst. of Tech.), Atsushi Takahashi (Osaka Univ.), Shuichi Ueno (Tokyo Inst. of Tech.) VLD2011-42
Abstract (in Japanese) (See Japanese page) 
(in English) The optimization techniques for VLSI/PCB placement with larger solution space and more objectives are facing big challenges to get a better solution with less runtime. In this paper, a new stochastic algorithm, named MSA, is proposed to improve the best case and the worst case of multi-objective placement. MSA is mixed by simulated annealing (SA), genetic algorithm (GA) and relay-race algorithm (RRA). It is based on a two-stage SA in which the temperature scheduling and a set of moving methods are designed differently for different stages, i.e. one type of relay. During the first stage, to explore huge solution space more effectively, the moving methods with big changes, such as the crossover operator from GA, are used in higher temperature. During the second stage, to get a better final convergence, the moving methods with small changes are used in lower temperature. Furthermore, the guide from RRA, i.e. another type of relay, which adjusts the selection probability among moving methods according to the improving speed, is integrated to improve the exploration efficiency. Based on the experiment comparing with the published data, MSA improves the multiple objectives of placement. MSA obtains >13% Pareto improvement for power with a constraint of delay, comparing with SA. Under a tight delay constraint, MSA outperforms RRA in a part of Pareto frontiers. Besides, a near log-linear trend of average improvement rates from SA to MSA is gotten. That means MSA is more suitable for the placement with larger solution space.
Keyword (in Japanese) (See Japanese page) 
(in English) optimization technique / physical design / stochastic algorithms / CAD technique / low power design / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 216, VLD2011-42, pp. 11-16, Sept. 2011.
Paper # VLD2011-42 
Date of Issue 2011-09-19 (VLD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2011-42

Conference Information
Committee VLD  
Conference Date 2011-09-26 - 2011-09-27 
Place (in Japanese) (See Japanese page) 
Place (in English) University of Aizu 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Physical-level Design, etc. 
Paper Information
Registration To VLD 
Conference Code 2011-09-VLD 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) MSA: Mixed Stochastic Algorithm for Placement with Larger Solution Space 
Sub Title (in English)  
Keyword(1) optimization technique  
Keyword(2) physical design  
Keyword(3) stochastic algorithms  
Keyword(4) CAD technique  
Keyword(5) low power design  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yiqiang Sheng  
1st Author's Affiliation Tokyo Institute of Technology (Tokyo Inst. of Tech.)
2nd Author's Name Atsushi Takahashi  
2nd Author's Affiliation Osaka University (Osaka Univ.)
3rd Author's Name Shuichi Ueno  
3rd Author's Affiliation Tokyo Institute of Technology (Tokyo Inst. of Tech.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2011-09-26 14:50:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2011-42 
Volume (vol) vol.111 
Number (no) no.216 
Page pp.11-16 
#Pages
Date of Issue 2011-09-19 (VLD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan