IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-08-26 16:05
Reduction of Minimum Operating Voltage (VDDmin) of CMOS Logic Circuits with Post-Fabrication Automatically Selective Charge Injection
Kentaro Honda, Katsuyuki Ikeuchi (Univ. of Tokyo), Masahiro Nomura (STARC), Makoto Takamiya, Takayasu Sakurai (Univ. of Tokyo) SDM2011-94 ICD2011-62 Link to ES Tech. Rep. Archives: SDM2011-94 ICD2011-62
Abstract (in Japanese) (See Japanese page) 
(in English) (Not available yet)
Keyword (in Japanese) (See Japanese page) 
(in English) / / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 188, ICD2011-62, pp. 121-126, Aug. 2011.
Paper # ICD2011-62 
Date of Issue 2011-08-18 (SDM, ICD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SDM2011-94 ICD2011-62 Link to ES Tech. Rep. Archives: SDM2011-94 ICD2011-62

Conference Information
Committee SDM ICD  
Conference Date 2011-08-25 - 2011-08-26 
Place (in Japanese) (See Japanese page) 
Place (in English) Toyama kenminkaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Low voltage/low power techniques, novel devices, circuits, and applications 
Paper Information
Registration To ICD 
Conference Code 2011-08-SDM-ICD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Reduction of Minimum Operating Voltage (VDDmin) of CMOS Logic Circuits with Post-Fabrication Automatically Selective Charge Injection 
Sub Title (in English)  
Keyword(1)  
Keyword(2)  
Keyword(3)  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kentaro Honda  
1st Author's Affiliation University of Tokyo (Univ. of Tokyo)
2nd Author's Name Katsuyuki Ikeuchi  
2nd Author's Affiliation University of Tokyo (Univ. of Tokyo)
3rd Author's Name Masahiro Nomura  
3rd Author's Affiliation Semiconductor Technology Academic Research Center (STARC)
4th Author's Name Makoto Takamiya  
4th Author's Affiliation University of Tokyo (Univ. of Tokyo)
5th Author's Name Takayasu Sakurai  
5th Author's Affiliation University of Tokyo (Univ. of Tokyo)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2011-08-26 16:05:00 
Presentation Time 25 minutes 
Registration for ICD 
Paper # SDM2011-94, ICD2011-62 
Volume (vol) vol.111 
Number (no) no.187(SDM), no.188(ICD) 
Page pp.121-126 
#Pages
Date of Issue 2011-08-18 (SDM, ICD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan