IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-03-08 15:00
Binocular V1 emulator implemented with spike representation
Tadashi Sanada, Hirotsugu Okuno (Osaka Univ.), Jun Hasegawa (CIS), Tetsuya Yagi (Osaka Univ.) NC2010-173
Abstract (in Japanese) (See Japanese page) 
(in English) We have developed a system which reconstructs neural activities in the primary visual cortex (V1) in real time. The system is comprised of resistive networks, field programmable gate arrays (FPGA), and a personal computer (PC). The retina part of the system emulates the spatio-temporal responses of retinal neurons and generates spike pattern. The cortex part of the system receives spike signals from the retina part and reconstructs spatio-temporal spike patterns of cortex neurons. The system emulates responses of 128 ×128 neurons for each hierarchical neural network at 200 frames per second. The system can be an effective tool to discuss the functional roles of visual neurons under natural environment.
Keyword (in Japanese) (See Japanese page) 
(in English) Spike Response / Binocular Vision / V1 Visual Cortex / Neural Image / / / /  
Reference Info. IEICE Tech. Rep., vol. 110, no. 461, NC2010-173, pp. 271-276, March 2011.
Paper # NC2010-173 
Date of Issue 2011-02-28 (NC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NC2010-173

Conference Information
Committee NC MBE  
Conference Date 2011-03-07 - 2011-03-09 
Place (in Japanese) (See Japanese page) 
Place (in English) Tamagawa University 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To NC 
Conference Code 2011-03-NC-MBE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Binocular V1 emulator implemented with spike representation 
Sub Title (in English)  
Keyword(1) Spike Response  
Keyword(2) Binocular Vision  
Keyword(3) V1 Visual Cortex  
Keyword(4) Neural Image  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Tadashi Sanada  
1st Author's Affiliation Osaka University (Osaka Univ.)
2nd Author's Name Hirotsugu Okuno  
2nd Author's Affiliation Osaka University (Osaka Univ.)
3rd Author's Name Jun Hasegawa  
3rd Author's Affiliation Commuture Information Systems CO., LTD (CIS)
4th Author's Name Tetsuya Yagi  
4th Author's Affiliation Osaka University (Osaka Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2011-03-08 15:00:00 
Presentation Time 25 minutes 
Registration for NC 
Paper # NC2010-173 
Volume (vol) vol.110 
Number (no) no.461 
Page pp.271-276 
#Pages
Date of Issue 2011-02-28 (NC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan