IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-03-03 10:00
Proposal of the High-Throughput and Low-Latency DMA
Tatsunori Tsujimura (Mitsubishi Electric) CAS2010-105 SIP2010-121 CS2010-75
Abstract (in Japanese) (See Japanese page) 
(in English) It is necessary for Industrial Controller to transfer data by DMA (Direct Memory Access) between the memory with high access performance from CPU and the communication interface because of CPU’s performance. And there is a problem of reducing the latency of DMA because it concerns directly controller’s performance. To solve this problem, I propose new DMA that can reduce the latency by dividing the transmit data into a different size, and show the effect.
Keyword (in Japanese) (See Japanese page) 
(in English) DMA / Direct Memory Access / Serial Communication / / / / /  
Reference Info. IEICE Tech. Rep., vol. 110, no. 441, CS2010-75, pp. 19-24, March 2011.
Paper # CS2010-75 
Date of Issue 2011-02-24 (CAS, SIP, CS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2010-105 SIP2010-121 CS2010-75

Conference Information
Committee CS SIP CAS  
Conference Date 2011-03-03 - 2011-03-04 
Place (in Japanese) (See Japanese page) 
Place (in English) Ohhamanobumoto memorial hall (Ishigaki)( 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Network Processor, Signal Processing for Communications, Wireless LAN/PAN, etc. 
Paper Information
Registration To CS 
Conference Code 2011-03-CS-SIP-CAS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Proposal of the High-Throughput and Low-Latency DMA 
Sub Title (in English)  
Keyword(1) DMA  
Keyword(2) Direct Memory Access  
Keyword(3) Serial Communication  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Tatsunori Tsujimura  
1st Author's Affiliation Mitsubishi Electric Corporation (Mitsubishi Electric)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2011-03-03 10:00:00 
Presentation Time 20 minutes 
Registration for CS 
Paper # CAS2010-105, SIP2010-121, CS2010-75 
Volume (vol) vol.110 
Number (no) no.439(CAS), no.440(SIP), no.441(CS) 
Page pp.19-24 
#Pages
Date of Issue 2011-02-24 (CAS, SIP, CS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan