IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-03-03 14:10
A Circuit Synthesis for Dynamic Reconfigurable Processor
Nobuyuki Araki, Takashi Kambe (Kinki Univ.) VLD2010-131
Abstract (in Japanese) (See Japanese page) 
(in English) Dynamic reconfiguraible processors can implement large-scale and complicated circuits by changing its configurations during operation if needs. In this paper, new automatic circuit generation method for dynamic reconfigurable processor is proposed and its performance is evaluated. The proposed algorithm consists of two processes. DNA-CDFG is generated by transforming each control statements to PE structures from Bach-CDFG. And configurations of dynamic reconfiguraible processor are generated and optimized using DNA-CDFG.
Keyword (in Japanese) (See Japanese page) 
(in English) Dynamic Reconfigurable Processor / configuration generation / Bach system / DAPDNA-2 / / / /  
Reference Info. IEICE Tech. Rep., vol. 110, no. 432, VLD2010-131, pp. 87-92, March 2011.
Paper # VLD2010-131 
Date of Issue 2011-02-23 (VLD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2010-131

Conference Information
Committee VLD  
Conference Date 2011-03-02 - 2011-03-04 
Place (in Japanese) (See Japanese page) 
Place (in English) Okinawaken-Danjo-Kyodo-Sankaku Center 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Technology for System-on-Silicon 
Paper Information
Registration To VLD 
Conference Code 2011-03-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Circuit Synthesis for Dynamic Reconfigurable Processor 
Sub Title (in English)  
Keyword(1) Dynamic Reconfigurable Processor  
Keyword(2) configuration generation  
Keyword(3) Bach system  
Keyword(4) DAPDNA-2  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Nobuyuki Araki  
1st Author's Affiliation Kinki University (Kinki Univ.)
2nd Author's Name Takashi Kambe  
2nd Author's Affiliation Kinki University (Kinki Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2011-03-03 14:10:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2010-131 
Volume (vol) vol.110 
Number (no) no.432 
Page pp.87-92 
#Pages
Date of Issue 2011-02-23 (VLD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan