IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-02-18 15:25
Logic stabilization of unstable logic circuit with open fault
Taiki Yasutomi, Masaru Sanada (KUT) R2010-47 EMD2010-148 Link to ES Tech. Rep. Archives: EMD2010-148
Abstract (in Japanese) (See Japanese page) 
(in English) An experiment for stabilization of output logic brought by floating gate fault with unsuitable electric value has been executed. The method is the way to apply outside laser irradiation to inverter circuit with gate open fault. The experimental result indicated that output value was stabilized to “H” level, and IDD value is simultaneously changed. This valuation value corresponds to operation point in normal IN-OUT characteristics. Another experiment which Laser was irradiated to one side of two inverter circuits with common gate line showed to stabilize to the other side output value. This phenomenon is explained combining with single Transistor experiment.
Keyword (in Japanese) (See Japanese page) 
(in English) Floating gate fault / Stabilized logic value / Laser irradiation / Inverter circuit / Middle voltage / / /  
Reference Info. IEICE Tech. Rep., vol. 110, no. 415, R2010-47, pp. 31-36, Feb. 2011.
Paper # R2010-47 
Date of Issue 2011-02-11 (R, EMD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF R2010-47 EMD2010-148 Link to ES Tech. Rep. Archives: EMD2010-148

Conference Information
Committee EMD R  
Conference Date 2011-02-18 - 2011-02-18 
Place (in Japanese) (See Japanese page) 
Place (in English) Shizuoka Univ. (Hamamatsu) 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To R 
Conference Code 2011-02-EMD-R 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Logic stabilization of unstable logic circuit with open fault 
Sub Title (in English)  
Keyword(1) Floating gate fault  
Keyword(2) Stabilized logic value  
Keyword(3) Laser irradiation  
Keyword(4) Inverter circuit  
Keyword(5) Middle voltage  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Taiki Yasutomi  
1st Author's Affiliation Kochi University of Technology (KUT)
2nd Author's Name Masaru Sanada  
2nd Author's Affiliation Kochi University of Technology (KUT)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2011-02-18 15:25:00 
Presentation Time 25 minutes 
Registration for R 
Paper # R2010-47, EMD2010-148 
Volume (vol) vol.110 
Number (no) no.415(R), no.416(EMD) 
Page pp.31-36 
#Pages
Date of Issue 2011-02-11 (R, EMD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan