IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-01-21 10:40
A New Proposal for Block Division of Task Graph and Its Evaluation
Lin Chen, Mina Kawabuchi, Qi-Wei Ge, Mitsuru Nakata (Yamaguchi Univ.), Hirotoshi Tonou, Naoya Kamiyama, Kazuyuki Shimata (Fujitsu TEN) CST2010-72
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, we propose a new method in addition to previously proposed method on block division for multiprocessor scheduling.
Block is a connected subgraph of a task graph and is executed with one processor. The execution of a block should be such that the read-in of its necessary input data and the write-out of its output data must be done before and after its execution respectively.
Under such a multiprocessor system environment, in this paper we propose a method of block division for task graphs without the increasing of communication times and do computational simulation to evaluate our method.
Keyword (in Japanese) (See Japanese page) 
(in English) multiprocessor scheduling / task graph / block division / communication times / / / /  
Reference Info. IEICE Tech. Rep., vol. 110, Jan. 2011.
Paper #  
Date of Issue 2011-01-13 (CST) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CST2010-72

Conference Information
Committee MSS  
Conference Date 2011-01-20 - 2011-01-21 
Place (in Japanese) (See Japanese page) 
Place (in English) Kaikyo-Messe-Shimonoseki 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Concurrent Systems, etc 
Paper Information
Registration To MSS 
Conference Code 2011-01-CST 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A New Proposal for Block Division of Task Graph and Its Evaluation 
Sub Title (in English)  
Keyword(1) multiprocessor scheduling  
Keyword(2) task graph  
Keyword(3) block division  
Keyword(4) communication times  
1st Author's Name Lin Chen  
1st Author's Affiliation Yamaguchi University (Yamaguchi Univ.)
2nd Author's Name Mina Kawabuchi  
2nd Author's Affiliation Yamaguchi University (Yamaguchi Univ.)
3rd Author's Name Qi-Wei Ge  
3rd Author's Affiliation Yamaguchi University (Yamaguchi Univ.)
4th Author's Name Mitsuru Nakata  
4th Author's Affiliation Yamaguchi University (Yamaguchi Univ.)
5th Author's Name Hirotoshi Tonou  
5th Author's Affiliation Fujitsu TEN Limited (Fujitsu TEN)
6th Author's Name Naoya Kamiyama  
6th Author's Affiliation Fujitsu TEN Limited (Fujitsu TEN)
7th Author's Name Kazuyuki Shimata  
7th Author's Affiliation Fujitsu TEN Limited (Fujitsu TEN)
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2011-01-21 10:40:00 
Presentation Time 20 
Registration for MSS 
Paper # IEICE-CST2010-72 
Volume (vol) IEICE-110 
Number (no) no.370 
Page pp.71-76 
#Pages IEICE-6 
Date of Issue IEICE-CST-2011-01-13 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan