A MLC (Multi-level cell) SPRAM (Spin transfer torque RAM) with series-stacked MTJs (Magneto tunnel junctions) was developed. We demonstrate the successful four-level operation, which means two-bits/cell, for the first time. It is shown that areas of the two-MTJs are required to be different. In addition, two-step write and read techniques for memory operation are also proposed.