IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2010-07-02 12:05
A Non-snapback NMOS ESD Clamp Circuit using Gate-Coupled Scheme with Isolated Well in a Bipolar-CMOS-DMOS Process
Jae-Young Park, Dae-Woo Kim, Young-San Son, Jong-Chan Ha, Jong-Kyu Song, Chang-Soo Jang, Won-Young Jung (Dongbu HiTek) ED2010-111 SDM2010-112 Link to ES Tech. Rep. Archives: ED2010-111 SDM2010-112
Abstract (in Japanese) (See Japanese page) 
(in English) (Not available yet)
Keyword (in Japanese) (See Japanese page) 
(in English) / / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 110, no. 109, ED2010-111, pp. 269-274, June 2010.
Paper # ED2010-111 
Date of Issue 2010-06-23 (ED, SDM) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ED2010-111 SDM2010-112 Link to ES Tech. Rep. Archives: ED2010-111 SDM2010-112

Conference Information
Committee ED SDM  
Conference Date 2010-06-30 - 2010-07-02 
Place (in Japanese) (See Japanese page) 
Place (in English) Tokyo Inst. of Tech. Ookayama Campus 
Topics (in Japanese) (See Japanese page) 
Topics (in English) 2010 Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices 
Paper Information
Registration To ED 
Conference Code 2010-06-ED-SDM 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Non-snapback NMOS ESD Clamp Circuit using Gate-Coupled Scheme with Isolated Well in a Bipolar-CMOS-DMOS Process 
Sub Title (in English)  
Keyword(1)  
Keyword(2)  
Keyword(3)  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Jae-Young Park  
1st Author's Affiliation Dongbu HiTek (Dongbu HiTek)
2nd Author's Name Dae-Woo Kim  
2nd Author's Affiliation Dongbu HiTek (Dongbu HiTek)
3rd Author's Name Young-San Son  
3rd Author's Affiliation Dongbu HiTek (Dongbu HiTek)
4th Author's Name Jong-Chan Ha  
4th Author's Affiliation Dongbu HiTek (Dongbu HiTek)
5th Author's Name Jong-Kyu Song  
5th Author's Affiliation Dongbu HiTek (Dongbu HiTek)
6th Author's Name Chang-Soo Jang  
6th Author's Affiliation Dongbu HiTek (Dongbu HiTek)
7th Author's Name Won-Young Jung  
7th Author's Affiliation Dongbu HiTek (Dongbu HiTek)
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2010-07-02 12:05:00 
Presentation Time 15 minutes 
Registration for ED 
Paper # ED2010-111, SDM2010-112 
Volume (vol) vol.110 
Number (no) no.109(ED), no.110(SDM) 
Page pp.269-274 
#Pages
Date of Issue 2010-06-23 (ED, SDM) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan