IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2010-06-30 09:40
[Keynote Address] Challenge for electromechanical logic systems using compound semiconductor heterostructures
Hiroshi Yamaguchi, Imran Mahboob, Hajime Okamoto, Koji Onomitsu (NTT) ED2010-48 SDM2010-49 Link to ES Tech. Rep. Archives: ED2010-48 SDM2010-49
Abstract (in Japanese) (See Japanese page) 
(in English) GaAs/AlGaAs heterostructures are promising material systems for fabricating all on-chip electromechanical parametric resonators. Three fundamental functions - electrical actuation, detection, and frequency tuning of mechanical resonance - are clearly demonstrated. As one challenging application, we realized the electromechanical analog of a parametron bit device, where binary information can be stored as a phase state in the parametric oscillation. The perfect coupling of two electromechanical resonators is also demonstrated.
Keyword (in Japanese) (See Japanese page) 
(in English) NEMS / MEMS / HEMT / nanomechanics / heterostructure / / /  
Reference Info. IEICE Tech. Rep., vol. 110, no. 109, ED2010-48, pp. 1-4, June 2010.
Paper # ED2010-48 
Date of Issue 2010-06-23 (ED, SDM) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ED2010-48 SDM2010-49 Link to ES Tech. Rep. Archives: ED2010-48 SDM2010-49

Conference Information
Committee ED SDM  
Conference Date 2010-06-30 - 2010-07-02 
Place (in Japanese) (See Japanese page) 
Place (in English) Tokyo Inst. of Tech. Ookayama Campus 
Topics (in Japanese) (See Japanese page) 
Topics (in English) 2010 Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices 
Paper Information
Registration To ED 
Conference Code 2010-06-ED-SDM 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Challenge for electromechanical logic systems using compound semiconductor heterostructures 
Sub Title (in English)  
Keyword(1) NEMS  
Keyword(2) MEMS  
Keyword(3) HEMT  
Keyword(4) nanomechanics  
Keyword(5) heterostructure  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hiroshi Yamaguchi  
1st Author's Affiliation NTT Basic Research Laboratories (NTT)
2nd Author's Name Imran Mahboob  
2nd Author's Affiliation NTT Basic Research Laboratories (NTT)
3rd Author's Name Hajime Okamoto  
3rd Author's Affiliation NTT Basic Research Laboratories (NTT)
4th Author's Name Koji Onomitsu  
4th Author's Affiliation NTT Basic Research Laboratories (NTT)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2010-06-30 09:40:00 
Presentation Time 40 minutes 
Registration for ED 
Paper # ED2010-48, SDM2010-49 
Volume (vol) vol.110 
Number (no) no.109(ED), no.110(SDM) 
Page pp.1-4 
#Pages
Date of Issue 2010-06-23 (ED, SDM) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan