IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2010-06-22 13:20
An Implementation of Sequentialization and State-Reduction for Analyzing Concurrent Systems -- Towards Automatic Generation of Specifications --
Yoshinao Isobe (AIST) CAS2010-25 VLD2010-35 SIP2010-46 CST2010-25
Abstract (in Japanese) (See Japanese page) 
(in English) It is difficult to understand the whole behavior of concurrent systems comparing with sequential systems. Therefore, model checkers or theorem provers are used for verifying whether a model of a concurrent system observationally equals a formal specification. However, describing such formal specifications is often more difficult than modeling systems. This paper presents methods to sequentialize concurrent behaviors and reduce the number of states based on a symbolic approach, for generating specifications, and shows an implementation of the methods.
Keyword (in Japanese) (See Japanese page) 
(in English) concurrent system / analysis tool / process algebra / model check / symbolic semantics / / /  
Reference Info. IEICE Tech. Rep., vol. 110, June 2010.
Paper #  
Date of Issue 2010-06-14 (CAS, VLD, SIP, CST) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2010-25 VLD2010-35 SIP2010-46 CST2010-25

Conference Information
Committee CAS MSS VLD SIP  
Conference Date 2010-06-21 - 2010-06-22 
Place (in Japanese) (See Japanese page) 
Place (in English) Kitami Institute of Technology 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To MSS 
Conference Code 2010-06-CAS-CST-VLD-SIP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) An Implementation of Sequentialization and State-Reduction for Analyzing Concurrent Systems 
Sub Title (in English) Towards Automatic Generation of Specifications 
Keyword(1) concurrent system  
Keyword(2) analysis tool  
Keyword(3) process algebra  
Keyword(4) model check  
Keyword(5) symbolic semantics  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yoshinao Isobe  
1st Author's Affiliation National Institute of Advanced Industrial Science and Technology (AIST)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2010-06-22 13:20:00 
Presentation Time 25 minutes 
Registration for MSS 
Paper # CAS2010-25, VLD2010-35, SIP2010-46, CST2010-25 
Volume (vol) vol.110 
Number (no) no.86(CAS), no.87(VLD), no.88(SIP), no.89(CST) 
Page pp.139-144 
#Pages
Date of Issue 2010-06-14 (CAS, VLD, SIP, CST) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan