IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2010-05-28 15:20
Implementation and Evaluation of Probabilistic Timed Real-Example Guided Abstraction Refinement
Takaya Shimizu, Masaki Takahashi, Satoshi Yamane (Kanazawa Univ.) SS2010-14 KBSE2010-14
Abstract (in Japanese) (See Japanese page) 
(in English) Probabilistic Timed REGAR (Real-Example Guided Abstraction Refinement) is a subclass of PTCTL(Probabilistic Timed Computation Tree Logic) model checking method with predicate abstraction and refinement for probabilistic real time systems.
In this report, We implement Probabilistic Timed REGAR on computer, and show it effective.
Keyword (in Japanese) (See Japanese page) 
(in English) Model Checking / PTCTL / Probabilistic Real Time System / Probabilistic Timed REGAR / / / /  
Reference Info. IEICE Tech. Rep., vol. 110, no. 60, SS2010-14, pp. 81-86, May 2010.
Paper # SS2010-14 
Date of Issue 2010-05-20 (SS, KBSE) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SS2010-14 KBSE2010-14

Conference Information
Committee KBSE SS  
Conference Date 2010-05-27 - 2010-05-28 
Place (in Japanese) (See Japanese page) 
Place (in English) Doshisha University, Imadegawa Campus 
Topics (in Japanese) (See Japanese page) 
Topics (in English) General, Freshers' session 
Paper Information
Registration To SS 
Conference Code 2010-05-KBSE-SS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Implementation and Evaluation of Probabilistic Timed Real-Example Guided Abstraction Refinement 
Sub Title (in English)  
Keyword(1) Model Checking  
Keyword(2) PTCTL  
Keyword(3) Probabilistic Real Time System  
Keyword(4) Probabilistic Timed REGAR  
1st Author's Name Takaya Shimizu  
1st Author's Affiliation Kanazawa University (Kanazawa Univ.)
2nd Author's Name Masaki Takahashi  
2nd Author's Affiliation Kanazawa University (Kanazawa Univ.)
3rd Author's Name Satoshi Yamane  
3rd Author's Affiliation Kanazawa University (Kanazawa Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2010-05-28 15:20:00 
Presentation Time 40 
Registration for SS 
Paper # IEICE-SS2010-14,IEICE-KBSE2010-14 
Volume (vol) IEICE-110 
Number (no) no.60(SS), no.61(KBSE) 
Page pp.81-86 
#Pages IEICE-6 
Date of Issue IEICE-SS-2010-05-20,IEICE-KBSE-2010-05-20 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan