IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2010-05-20 13:55
An Efficient Congested Area Specification And Congestion Relaxation by 45 Degree Line for Single Layer Printed Circuit Board Rouitng
Kyosuke Shinoda (Tokyo Tech), Yukihide Kohira (UoA), Atsushi Takahashi (Osaka Univ.) VLD2010-9
Abstract (in Japanese) (See Japanese page) 
(in English) In recent VLSI systems, system performance increases while system size reduces. In Printed Circuit
Board (PCB) design, most of routing instances contain congested areas at which routing can not be realized only
by horizontal and vertical segments. In this paper, we propose a method that efficiently detects a congested area of
single layer PCB routing problems which are derived after escape routing and routing area assignment are finished,
and that relaxes routing congestion by locally introducing 45 degree segments so that a feasible routing is efficiently
obtained.
Keyword (in Japanese) (See Japanese page) 
(in English) printed circuit board / plane routing / river routing / single layer / routing congestion / 45 degree line / /  
Reference Info. IEICE Tech. Rep., vol. 110, no. 36, VLD2010-9, pp. 79-84, May 2010.
Paper # VLD2010-9 
Date of Issue 2010-05-12 (VLD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2010-9

Conference Information
Committee VLD IPSJ-SLDM  
Conference Date 2010-05-19 - 2010-05-20 
Place (in Japanese) (See Japanese page) 
Place (in English) Kitakyushu International Conference Center 
Topics (in Japanese) (See Japanese page) 
Topics (in English) System Design, etc. 
Paper Information
Registration To VLD 
Conference Code 2010-05-VLD-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) An Efficient Congested Area Specification And Congestion Relaxation by 45 Degree Line for Single Layer Printed Circuit Board Rouitng 
Sub Title (in English)  
Keyword(1) printed circuit board  
Keyword(2) plane routing  
Keyword(3) river routing  
Keyword(4) single layer  
Keyword(5) routing congestion  
Keyword(6) 45 degree line  
Keyword(7)  
Keyword(8)  
1st Author's Name Kyosuke Shinoda  
1st Author's Affiliation Tokyo Institute of Technology (Tokyo Tech)
2nd Author's Name Yukihide Kohira  
2nd Author's Affiliation The University of Aizu (UoA)
3rd Author's Name Atsushi Takahashi  
3rd Author's Affiliation Osaka University (Osaka Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2010-05-20 13:55:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2010-9 
Volume (vol) vol.110 
Number (no) no.36 
Page pp.79-84 
#Pages
Date of Issue 2010-05-12 (VLD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan