Paper Abstract and Keywords |
Presentation |
2010-05-13 13:55
An FPGA implementation of Full-search variable block size motion Estimation Shuichi Asano, Zhi Shun Zheng, Tsutomu Maruyama (Univ. of Tsukuba) RECONF2010-2 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
In this paper, we propose an approach for full-search variable block size motion estimation using an FPGA. We can realize the real-time processing of DVD frames with a small size FPGA when the search range is [-32; +32]x[-32; +32]. Our approach is scalable in the practical range, and can realize the real-time processing of HD frames when the search range is [-64; +64] x [-64; +64], though it requires 16 times hardware resources. In this case, it is possible to enlarge the size of the macroblock to 64 64 pixels. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
FPGA / Full-search / Motion Estimation / / / / / |
Reference Info. |
IEICE Tech. Rep., vol. 110, no. 32, RECONF2010-2, pp. 7-12, May 2010. |
Paper # |
RECONF2010-2 |
Date of Issue |
2010-05-06 (RECONF) |
ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
RECONF2010-2 |
Conference Information |
Committee |
RECONF |
Conference Date |
2010-05-13 - 2010-05-14 |
Place (in Japanese) |
(See Japanese page) |
Place (in English) |
|
Topics (in Japanese) |
(See Japanese page) |
Topics (in English) |
|
Paper Information |
Registration To |
RECONF |
Conference Code |
2010-05-RECONF |
Language |
Japanese |
Title (in Japanese) |
(See Japanese page) |
Sub Title (in Japanese) |
(See Japanese page) |
Title (in English) |
An FPGA implementation of Full-search variable block size motion Estimation |
Sub Title (in English) |
|
Keyword(1) |
FPGA |
Keyword(2) |
Full-search |
Keyword(3) |
Motion Estimation |
Keyword(4) |
|
Keyword(5) |
|
Keyword(6) |
|
Keyword(7) |
|
Keyword(8) |
|
1st Author's Name |
Shuichi Asano |
1st Author's Affiliation |
University of Tsukuba (Univ. of Tsukuba) |
2nd Author's Name |
Zhi Shun Zheng |
2nd Author's Affiliation |
University of Tsukuba (Univ. of Tsukuba) |
3rd Author's Name |
Tsutomu Maruyama |
3rd Author's Affiliation |
University of Tsukuba (Univ. of Tsukuba) |
4th Author's Name |
|
4th Author's Affiliation |
() |
5th Author's Name |
|
5th Author's Affiliation |
() |
6th Author's Name |
|
6th Author's Affiliation |
() |
7th Author's Name |
|
7th Author's Affiliation |
() |
8th Author's Name |
|
8th Author's Affiliation |
() |
9th Author's Name |
|
9th Author's Affiliation |
() |
10th Author's Name |
|
10th Author's Affiliation |
() |
11th Author's Name |
|
11th Author's Affiliation |
() |
12th Author's Name |
|
12th Author's Affiliation |
() |
13th Author's Name |
|
13th Author's Affiliation |
() |
14th Author's Name |
|
14th Author's Affiliation |
() |
15th Author's Name |
|
15th Author's Affiliation |
() |
16th Author's Name |
|
16th Author's Affiliation |
() |
17th Author's Name |
|
17th Author's Affiliation |
() |
18th Author's Name |
|
18th Author's Affiliation |
() |
19th Author's Name |
|
19th Author's Affiliation |
() |
20th Author's Name |
|
20th Author's Affiliation |
() |
Speaker |
Author-1 |
Date Time |
2010-05-13 13:55:00 |
Presentation Time |
25 minutes |
Registration for |
RECONF |
Paper # |
RECONF2010-2 |
Volume (vol) |
vol.110 |
Number (no) |
no.32 |
Page |
pp.7-12 |
#Pages |
6 |
Date of Issue |
2010-05-06 (RECONF) |
|