Paper Abstract and Keywords |
Presentation |
2010-02-15 14:35
Seed Selection for High Quality Delay Fault Test in BIST Akira Taketani, Tomokazu Yoneda, Michiko Inoue, Hideo Fujiwara (Nara Inst. of Sci and Tech.) DC2009-74 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
In this paper, we target a scan BIST architecture that consists of LFSR, phase shifter and MISR, and propose a method to select seeds for high quality delay testing under a constraint on the test data volume. In the proposed method, we first generate a set of test cubes for small delay defects and convert it into a set of seeds. Then, we efficiently select a seed set with high delay quality in terms of SDQL. Experimental results for ITC'99 benchmark circuits show that the proposed method can obtain a high quality seed set with reasonable computation time. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
BIST / seed selection / delay test / SDQM / / / / |
Reference Info. |
IEICE Tech. Rep., vol. 109, no. 416, DC2009-74, pp. 57-62, Feb. 2010. |
Paper # |
DC2009-74 |
Date of Issue |
2010-02-08 (DC) |
ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
DC2009-74 |
|