IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2009-12-14 13:30
[Poster Presentation] Simulation of Substrate Noise Impact on CMOS Analog Circuit
Satoshi Takaya, Yoji Bando, Makoto Nagata (Kobe Univ.) ICD2009-81 Link to ES Tech. Rep. Archives: ICD2009-81
Abstract (in Japanese) (See Japanese page) 
(in English) We have measured and simulated substrate noise impact on basic analog amplifier using 90-nm CMOS test chip. To measure substrate noise impact on amplifier, we built the experiment system that could monitor substrate noise and output signal of the amplifier. In this experiment system, substrate noise was generated by injecting AC signal from off-chip to substrate of this test chip. The evaluation result shows that substrate noise impacts an amplifier and the sensitivity is different on differential amplifier. On the other hand we simulated substrate noise impact on amplifier including a power supply and ground model.
Keyword (in Japanese) (See Japanese page) 
(in English) Mixed signal LSI / Substrate noise / Noise response / / / / /  
Reference Info. IEICE Tech. Rep., vol. 109, no. 336, ICD2009-81, pp. 31-34, Dec. 2009.
Paper # ICD2009-81 
Date of Issue 2009-12-07 (ICD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Copyright
and
reproduction
技術研究報告に掲載された論文の著作権はIEICEに帰属します.(許諾番号:10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ICD2009-81 Link to ES Tech. Rep. Archives: ICD2009-81

Conference Information
Committee ICD  
Conference Date 2009-12-14 - 2009-12-15 
Place (in Japanese) (See Japanese page) 
Place (in English) Shizuoka University (Hamamatsu) 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ICD 
Conference Code 2009-12-ICD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Simulation of Substrate Noise Impact on CMOS Analog Circuit 
Sub Title (in English)  
Keyword(1) Mixed signal LSI  
Keyword(2) Substrate noise  
Keyword(3) Noise response  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Satoshi Takaya  
1st Author's Affiliation Kobe University (Kobe Univ.)
2nd Author's Name Yoji Bando  
2nd Author's Affiliation Kobe University (Kobe Univ.)
3rd Author's Name Makoto Nagata  
3rd Author's Affiliation Kobe University (Kobe Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2009-12-14 13:30:00 
Presentation Time 190 
Registration for ICD 
Paper # IEICE-ICD2009-81 
Volume (vol) IEICE-109 
Number (no) no.336 
Page pp.31-34 
#Pages IEICE-4 
Date of Issue IEICE-ICD-2009-12-07 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan