IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2009-09-25 11:25
Efficient Ternary Multiple Search-Operation Architecture based on Flexible Multi-Ported Content Addressable Memory and its Application
Takeshi Kumaki, Yuta Imai, Tetsushi Koide, Hans Juergen Mattausch (Hiroshima Univ.) CAS2009-41 NLP2009-77
Abstract (in Japanese) (See Japanese page) 
(in English) This paper presents a Ternary Flexible Multi-ported Content Addressable Memory (TFMCAM) architecture utilizing asynchronous multiple search-operation technology, aiming at efficient high throughput of the associative-search operation.
The TFMCAM architecture has fast and flexible associative-search ability,
which is based on a Flexible Multi-ported Content Addressable Memory (FMCAM) architecture.
The proposed TFMCAM architecture adopts two concepts for achieving this effective multiple associative search operation. The first concept is a Bit-Parallel and Block-Parallel (BPBP) search instead of a Bit-Parallel and Word-parallel (BPWP) search. The second concept is a categorization of the stored reference words. As a result, the increase of the comparator number due to the multiple ports is limited, and the TFMCAM obtains indeed the expected scalability properties with increasing port numbers. Furthermore, conventional memory macros can be used for data storage in an ASIC implementation. In this paper, the maximum operating frequency and total area consumption are evaluated
for a 90 nm CMOS technology. The maximum operating frequency is verified to be almost constant up to the relatively large number of 16 ports.
On the other hand, the estimated total area increases only linearly with just about 12% per port. Moreover, the TFMCAM architecture can execute easily the table maintenance routines in e.g. IP packet routing applications without degrading the performance of the packet forwarding operation.
Keyword (in Japanese) (See Japanese page) 
(in English) Content addressable memory / CAM / Multi-port / Ternary / TCAM / Parallel processing / Low power consumption / Routing  
Reference Info. IEICE Tech. Rep., vol. 109, no. 199, CAS2009-41, pp. 97-102, Sept. 2009.
Paper # CAS2009-41 
Date of Issue 2009-09-17 (CAS, NLP) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2009-41 NLP2009-77

Conference Information
Committee CAS NLP  
Conference Date 2009-09-24 - 2009-09-25 
Place (in Japanese) (See Japanese page) 
Place (in English) Hiroshima Univ. Higashi Senda Campus 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To CAS 
Conference Code 2009-09-CAS-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Efficient Ternary Multiple Search-Operation Architecture based on Flexible Multi-Ported Content Addressable Memory and its Application 
Sub Title (in English)  
Keyword(1) Content addressable memory  
Keyword(2) CAM  
Keyword(3) Multi-port  
Keyword(4) Ternary  
Keyword(5) TCAM  
Keyword(6) Parallel processing  
Keyword(7) Low power consumption  
Keyword(8) Routing  
1st Author's Name Takeshi Kumaki  
1st Author's Affiliation Hiroshima University (Hiroshima Univ.)
2nd Author's Name Yuta Imai  
2nd Author's Affiliation Hiroshima University (Hiroshima Univ.)
3rd Author's Name Tetsushi Koide  
3rd Author's Affiliation Hiroshima University (Hiroshima Univ.)
4th Author's Name Hans Juergen Mattausch  
4th Author's Affiliation Hiroshima University (Hiroshima Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2009-09-25 11:25:00 
Presentation Time 25 minutes 
Registration for CAS 
Paper # CAS2009-41, NLP2009-77 
Volume (vol) vol.109 
Number (no) no.199(CAS), no.200(NLP) 
Page pp.97-102 
#Pages
Date of Issue 2009-09-17 (CAS, NLP) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan