IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2009-04-21 16:10
Pulse Generation Analysis for SER Estimation Targeted to Cell-based Design.
Daisuke Kozuwa, Masayoshi Yoshimura, Yusuke Matsunaga (Kyusyu Univ.) CPSY2009-8 DC2009-8
Abstract (in Japanese) (See Japanese page) 
(in English) The charge deposition that results from a neutron strikes to a transistor alter the memory state or the logic state of output at a gate is called soft error. To design logic circuits of tolerance to soft error, it is necesary to evaluate the soft error tolerance of a gate. SER(Soft Error Rate) is a measure of soft error tolerance at a gate. If the characteristics of the pulse generated by a neutron strike are characterized beforehand for every library gate, it becomes possible to obtain SER of the circuit without circuit simulation for all the gates. To characterize the pulse width and the pulse generation probability, this paper describes a pulse generation analysis method using HSPICE simulation to obtain the pulse generation probability at a gate by a pulse width. The experimental results that evaluate the approximate accuracy of our method show our approximation error is very small compared to HSPICE. When the number of samples that results from HSPICE simulation was little, our approximation error was also small as well as the samples were a lot of numbers, and the difference of SER derived from variation of the number of samples was very little.
Keyword (in Japanese) (See Japanese page) 
(in English) soft error / logic circuit / SER / cell-based design / HSPICE / / /  
Reference Info. IEICE Tech. Rep., vol. 109, no. 12, DC2009-8, pp. 43-48, April 2009.
Paper # DC2009-8 
Date of Issue 2009-04-14 (CPSY, DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CPSY2009-8 DC2009-8

Conference Information
Committee DC CPSY  
Conference Date 2009-04-21 - 2009-04-21 
Place (in Japanese) (See Japanese page) 
Place (in English) Akihabara Satellite Campus, Tokyo Metropolitan Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Dependable Computer Systems, Security Technology, etc. 
Paper Information
Registration To DC 
Conference Code 2009-04-DC-CPSY 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Pulse Generation Analysis for SER Estimation Targeted to Cell-based Design. 
Sub Title (in English)  
Keyword(1) soft error  
Keyword(2) logic circuit  
Keyword(3) SER  
Keyword(4) cell-based design  
Keyword(5) HSPICE  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Daisuke Kozuwa  
1st Author's Affiliation Kyusyu University (Kyusyu Univ.)
2nd Author's Name Masayoshi Yoshimura  
2nd Author's Affiliation Kyusyu University (Kyusyu Univ.)
3rd Author's Name Yusuke Matsunaga  
3rd Author's Affiliation Kyusyu University (Kyusyu Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2009-04-21 16:10:00 
Presentation Time 25 minutes 
Registration for DC 
Paper # CPSY2009-8, DC2009-8 
Volume (vol) vol.109 
Number (no) no.11(CPSY), no.12(DC) 
Page pp.43-48 
#Pages
Date of Issue 2009-04-14 (CPSY, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan