IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2009-03-12 14:50
A ring segmented bus architrcture for Globally Asynchronous Locally Synchronous System
Masafumi Kondo, Yoichiro Sato (Okayama Prefectural Univ), Kazuyuki Tashiro (FUJITSU TEN), Tomoyuki Yokogawa, Michiyoshi Hayase (Okayama Prefectural Univ)
Abstract (in Japanese) (See Japanese page) 
(in English) Recently, most digital systems are designed as GALS (Globally Asynchronous Locally Synchronous) systems.
Several architectures have been proposed as bus architectures for a GALS system : shared bus, segmented bus, ring bus, and so on.
In this study, we propose a ring segmented bus architecture which is a combination of segmented bus and ring bus architecture with the aim of throughput enhancement.
In a segmented bus architecture, segments are connected in series.
By connecting the segments at the end of the bus and constructing the ring bus, it becomes possible to allocate a channel of the bus bidirectionally.
The bus channel is allocated to the shortest path between segments.
We consider a metastable operation caused by asynchronous communication between segments and a burst transfer between segments.
According to the result of simulation, it is shown that the GALS system designed by the proposed method has the desired operations.
Keyword (in Japanese) (See Japanese page) 
(in English) GALS system / bus architecture / segmeted bus / ring bus / / / /  
Reference Info. IEICE Tech. Rep., vol. 108, no. 478, VLD2008-149, pp. 135-140, March 2009.
Paper # VLD2008-149 
Date of Issue 2009-03-04 (VLD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee VLD  
Conference Date 2009-03-11 - 2009-03-13 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Technology for a System-on-Silicon 
Paper Information
Registration To VLD 
Conference Code 2009-03-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A ring segmented bus architrcture for Globally Asynchronous Locally Synchronous System 
Sub Title (in English)  
Keyword(1) GALS system  
Keyword(2) bus architecture  
Keyword(3) segmeted bus  
Keyword(4) ring bus  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masafumi Kondo  
1st Author's Affiliation Okayama Prefectural University (Okayama Prefectural Univ)
2nd Author's Name Yoichiro Sato  
2nd Author's Affiliation Okayama Prefectural University (Okayama Prefectural Univ)
3rd Author's Name Kazuyuki Tashiro  
3rd Author's Affiliation FUJITSU TEN (FUJITSU TEN)
4th Author's Name Tomoyuki Yokogawa  
4th Author's Affiliation Okayama Prefectural University (Okayama Prefectural Univ)
5th Author's Name Michiyoshi Hayase  
5th Author's Affiliation Okayama Prefectural University (Okayama Prefectural Univ)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2009-03-12 14:50:00 
Presentation Time 25 
Registration for VLD 
Paper # IEICE-VLD2008-149 
Volume (vol) IEICE-108 
Number (no) no.478 
Page pp.135-140 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2009-03-04 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan