IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2009-03-11 14:25
Area Optimized Pipeline Scheduling with Initiation Interval and Allocation Constraints
Sho Kodama, Yusuke Matsunaga (Kyushu Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, a pipeline scheduling algorithm for minimizing total circuit area under throughput constraint
is presented for behavioral synthesis targeted for pipelined circuit. While most previous works perform
pipeline scheduling with constraints of initiation interval and resource, proposed method performs pipeline scheduling
with constraints of allocation and initiation interval. Therefore, the cituation in which a feasible solution cannot be achieved because of resource constraint is not occured in proposed method. Additionally, pipeline scheduling for minimizing total circuit area can be performed with considering area of each type of functional unit and register because clock cycles to which each operation can be bound is not limited by resource constraint. Experimental results show that proposed method can reduce total circuit area by about 30% on an average compared to previous methods. Also, computation time of proposed method is well with in utility.
Keyword (in Japanese) (See Japanese page) 
(in English) Behavioral Synthesis / Pipeline Synthesis / Pipeline Scheduling / / / / /  
Reference Info. IEICE Tech. Rep., vol. 108, no. 478, VLD2008-131, pp. 29-34, March 2009.
Paper # VLD2008-131 
Date of Issue 2009-03-04 (VLD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee VLD  
Conference Date 2009-03-11 - 2009-03-13 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Technology for a System-on-Silicon 
Paper Information
Registration To VLD 
Conference Code 2009-03-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Area Optimized Pipeline Scheduling with Initiation Interval and Allocation Constraints 
Sub Title (in English)  
Keyword(1) Behavioral Synthesis  
Keyword(2) Pipeline Synthesis  
Keyword(3) Pipeline Scheduling  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Sho Kodama  
1st Author's Affiliation Kyushu University (Kyushu Univ.)
2nd Author's Name Yusuke Matsunaga  
2nd Author's Affiliation Kyushu University (Kyushu Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2009-03-11 14:25:00 
Presentation Time 25 
Registration for VLD 
Paper # IEICE-VLD2008-131 
Volume (vol) IEICE-108 
Number (no) no.478 
Page pp.29-34 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2009-03-04 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan