IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2009-03-11 14:50
Fault Tolerant Datapath Synthesis Starting with Triple Algorithm Redundancy
Yutaka Tsuboishi, Mineo Kaneko (JAIST)
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, we investigate the problem to synthesize a fault-tolerant datapath from a triplicated computation algorithm via high-level synthesis framework.
Major tasks of this datapath synthesis are scheduling and resource assignment, both of which are heavily constrained by the requirement of fault-tolerance.
We propose two methods to do them, one is a method using integer linear programming (ILP) framework, and the other is a heuristic method.
The experimental results show that our heuristic algorithm terminates quickly even for medium and large size problems, and outputs a comparable solution to the ILP-based method, or a reasonable solution which is sufficiently near the lower bound.
Keyword (in Japanese) (See Japanese page) 
(in English) fault tolerance / redundancy / high-level synthesis / integer liner programming / / / /  
Reference Info. IEICE Tech. Rep., vol. 108, no. 478, VLD2008-132, pp. 35-40, March 2009.
Paper # VLD2008-132 
Date of Issue 2009-03-04 (VLD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380

Conference Information
Committee VLD  
Conference Date 2009-03-11 - 2009-03-13 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Technology for a System-on-Silicon 
Paper Information
Registration To VLD 
Conference Code 2009-03-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Fault Tolerant Datapath Synthesis Starting with Triple Algorithm Redundancy 
Sub Title (in English)  
Keyword(1) fault tolerance  
Keyword(2) redundancy  
Keyword(3) high-level synthesis  
Keyword(4) integer liner programming  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yutaka Tsuboishi  
1st Author's Affiliation Japan Advanced Institute of Science and Technology (JAIST)
2nd Author's Name Mineo Kaneko  
2nd Author's Affiliation Japan Advanced Institute of Science and Technology (JAIST)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2009-03-11 14:50:00 
Presentation Time 25 
Registration for VLD 
Paper # IEICE-VLD2008-132 
Volume (vol) IEICE-108 
Number (no) no.478 
Page pp.35-40 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2009-03-04 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan