IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2009-03-10 14:15
Hardware Implementations of the Cryptographic Hash Function Familiy AURORA
Toru Akishita (Sony), Tadaoki Yamamoto, Hiroyuki Abe (Sony LSI Design) IT2008-88 ISEC2008-146 WBS2008-101
Abstract (in Japanese) (See Japanese page) 
(in English) This paper presents optimization techniques and evaluation results in hardware implementations of the hash function family AURORA.
Each component in $F$-functions of AURORA can be implemented efficiently in hardware, and its design enables a variety of implementations, from high-speed to area-restricted implementations.
In our evaluations using a 0.13 $\mu {\rm m}$ CMOS ASIC library, AURORA-256 achieves the highest throughput of 10.4 Gbps with area of 35.0 Kgate in a speed-optimized implementation, and the smallest area of 8.9 Kgate with throughput of 1.1 Gbps in an area-optimized implementation.
AURORA-512 achieves the highest throughput of 9.1 Gbps in a speed-optimized implementation, and the smallest area of 12.1 Kgate in an area-optimized implementation.
These figures are so advantageous to the best known results of hardware performance of SHA-2 that AURORA is a highly efficient hash function family in hardware implementation.
Keyword (in Japanese) (See Japanese page) 
(in English) hash function / AURORA / hardware implementation / / / / /  
Reference Info. IEICE Tech. Rep., vol. 108, no. 473, ISEC2008-146, pp. 287-294, March 2009.
Paper # ISEC2008-146 
Date of Issue 2009-03-02 (IT, ISEC, WBS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF IT2008-88 ISEC2008-146 WBS2008-101

Conference Information
Committee WBS IT ISEC  
Conference Date 2009-03-09 - 2009-03-10 
Place (in Japanese) (See Japanese page) 
Place (in English) Hakodate Mirai Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ISEC 
Conference Code 2009-03-WBS-IT-ISEC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Hardware Implementations of the Cryptographic Hash Function Familiy AURORA 
Sub Title (in English)  
Keyword(1) hash function  
Keyword(2) AURORA  
Keyword(3) hardware implementation  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Toru Akishita  
1st Author's Affiliation Sony Corporation (Sony)
2nd Author's Name Tadaoki Yamamoto  
2nd Author's Affiliation Sony LSI Design Inc. (Sony LSI Design)
3rd Author's Name Hiroyuki Abe  
3rd Author's Affiliation Sony LSI Design Inc. (Sony LSI Design)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2009-03-10 14:15:00 
Presentation Time 25 minutes 
Registration for ISEC 
Paper # IT2008-88, ISEC2008-146, WBS2008-101 
Volume (vol) vol.108 
Number (no) no.472(IT), no.473(ISEC), no.474(WBS) 
Page pp.287-294 
#Pages
Date of Issue 2009-03-02 (IT, ISEC, WBS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan