IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2009-01-23 13:40
Numerical Verification of Solution of Linear Resistive Circuits
Shin'ichi Oishi, Tetsuo Nishi, Yusuke Nakaya (Waseda Univ.) CAS2008-94 NLP2008-124
Abstract (in Japanese) (See Japanese page) 
(in English) Without loss of generality, linear resistive circuits' equations are described by irreducible row-hyperdominant
matrices. This class of matrices become $M$-matrices. Using this, it is shown that numerical verification of
solutions for these equations can be done by solving circuit equations once more.
Keyword (in Japanese) (See Japanese page) 
(in English) linear resistive circuits equations / irreducible row-hyperdominant matrix / M-matrix / numerical verification of / / / /  
Reference Info. IEICE Tech. Rep., vol. 108, no. 389, NLP2008-124, pp. 171-172, Jan. 2009.
Paper # NLP2008-124 
Date of Issue 2009-01-15 (CAS, NLP) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2008-94 NLP2008-124

Conference Information
Committee CAS NLP  
Conference Date 2009-01-22 - 2009-01-23 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To NLP 
Conference Code 2009-01-CAS-NLP 
Language English (Japanese title is available) 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Numerical Verification of Solution of Linear Resistive Circuits 
Sub Title (in English)  
Keyword(1) linear resistive circuits equations  
Keyword(2) irreducible row-hyperdominant matrix  
Keyword(3) M-matrix  
Keyword(4) numerical verification of  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Shin'ichi Oishi  
1st Author's Affiliation Waseda University (Waseda Univ.)
2nd Author's Name Tetsuo Nishi  
2nd Author's Affiliation Waseda University (Waseda Univ.)
3rd Author's Name Yusuke Nakaya  
3rd Author's Affiliation Waseda University (Waseda Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2009-01-23 13:40:00 
Presentation Time 20 minutes 
Registration for NLP 
Paper # CAS2008-94, NLP2008-124 
Volume (vol) vol.108 
Number (no) no.388(CAS), no.389(NLP) 
Page pp.171-172 
#Pages
Date of Issue 2009-01-15 (CAS, NLP) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan