IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2008-12-13 09:50
Development of FPGA-based training system for logical circuit design
Kei Odai, Keiichi Komatsu (Shohoku Col.) ET2008-59
Abstract (in Japanese) (See Japanese page) 
(in English) We developed an FPGA-based training system for logical circuit design. This training system is used for the education of our junior college. We have already used it for two terms. In this paper, we report and introduce the training system.
Keyword (in Japanese) (See Japanese page) 
(in English) FPGA / ogical circuit / VHDL / / / / /  
Reference Info. IEICE Tech. Rep., vol. 108, no. 354, ET2008-59, pp. 7-10, Dec. 2008.
Paper # ET2008-59 
Date of Issue 2008-12-06 (ET) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ET2008-59

Conference Information
Committee ET  
Conference Date 2008-12-13 - 2008-12-13 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ET 
Conference Code 2008-12-ET 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Development of FPGA-based training system for logical circuit design 
Sub Title (in English)
Keyword(1) FPGA  
Keyword(2) ogical circuit  
Keyword(3) VHDL  
1st Author's Name Kei Odai  
1st Author's Affiliation Shohoku College (Shohoku Col.)
2nd Author's Name Keiichi Komatsu  
2nd Author's Affiliation Shohoku College (Shohoku Col.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2008-12-13 09:50:00 
Presentation Time 20 
Registration for ET 
Paper # IEICE-ET2008-59 
Volume (vol) IEICE-108 
Number (no) no.354 
Page pp.7-10 
#Pages IEICE-4 
Date of Issue IEICE-ET-2008-12-06 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan