IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2008-11-08 13:00
[Invited Talk] Brain-inspired Integrated Systems with Time-domain Information Processing
Takashi Morie, Hideki Tanaka, Daisuke Atuti, Keisuke Korekado, Kazuki Nakada (Kyushu Inst. of Tech.) NC2008-68
Abstract (in Japanese) (See Japanese page) 
(in English) We have proposed merged analog-digital circuit architecture, which can perform multiply-and-accumulation and arbitrary nonlinear transformation operations using pulse modulation signals in the time domain, and have been developing various brain-inspired visual processing LSIs and neural network LSIs based on this architecture. Nonlinear transformation operation in the time domain is realized by using the voltage or current waveform having the same function shape as the nonlinear transformation. So far, we have adopted a scheme in which an arbitrary nonlinear waveform is shared with plural calculation circuits because the waveform generator circuit occupies a large chip area. In this scheme, each calculation circuit must operate synchronously. However, some processing models require asynchronous operation. Spike-timing dependent synaptic plasticity (STDP) is such a case. As another case, in this report, we introduce similarity (distance) calculation circuits that use a relative spike timing difference. We also show CMOS circuit implementations of a phase oscillator, which is a model of quasiperiodically-firing neurons, with both synchronous and asynchronous schemes. From circuit simulation results, it is expected that the operation time and power consumption are drastically reduced by asynchronous spike-timing event driven operation.
Keyword (in Japanese) (See Japanese page) 
(in English) time-domain information processing / CMOS integrated circuit / pulse-modulation signal / PWM/PPM / spiking neuron / phase oscillator / asynchronous operation / similarity calculation circuit  
Reference Info. IEICE Tech. Rep., vol. 108, no. 281, NC2008-68, pp. 55-60, Nov. 2008.
Paper # NC2008-68 
Date of Issue 2008-10-31 (NC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NC2008-68

Conference Information
Committee NC  
Conference Date 2008-11-07 - 2008-11-08 
Place (in Japanese) (See Japanese page) 
Place (in English) Saga Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To NC 
Conference Code 2008-11-NC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Brain-inspired Integrated Systems with Time-domain Information Processing 
Sub Title (in English)  
Keyword(1) time-domain information processing  
Keyword(2) CMOS integrated circuit  
Keyword(3) pulse-modulation signal  
Keyword(4) PWM/PPM  
Keyword(5) spiking neuron  
Keyword(6) phase oscillator  
Keyword(7) asynchronous operation  
Keyword(8) similarity calculation circuit  
1st Author's Name Takashi Morie  
1st Author's Affiliation Kyushu Institute of Technology (Kyushu Inst. of Tech.)
2nd Author's Name Hideki Tanaka  
2nd Author's Affiliation Kyushu Institute of Technology (Kyushu Inst. of Tech.)
3rd Author's Name Daisuke Atuti  
3rd Author's Affiliation Kyushu Institute of Technology (Kyushu Inst. of Tech.)
4th Author's Name Keisuke Korekado  
4th Author's Affiliation Kyushu Institute of Technology (Kyushu Inst. of Tech.)
5th Author's Name Kazuki Nakada  
5th Author's Affiliation Kyushu Institute of Technology (Kyushu Inst. of Tech.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2008-11-08 13:00:00 
Presentation Time 60 minutes 
Registration for NC 
Paper # NC2008-68 
Volume (vol) vol.108 
Number (no) no.281 
Page pp.55-60 
#Pages
Date of Issue 2008-10-31 (NC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan