IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2008-10-30 16:45
Research on effective moat configuration for Nb multi-layer device structure for a cell library
Kan Fujiwara, Shuichi Nagasawa, Mutsuo Hidaka (SRL/CREST-JST), Nobuyuki Yoshikawa (Yokohama National Univ./CREST-JST), Masamitsu Tanaka, Hiroyuki Akaike, Akira Fujimaki, Kazuyoshi Takagi, Naofumi Takagi (Nagoya Univ./CREST-JST) SCE2008-31 Link to ES Tech. Rep. Archives: SCE2008-31
Abstract (in Japanese) (See Japanese page) 
(in English) (Not available yet)
Keyword (in Japanese) (See Japanese page) 
(in English) / / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 108, no. 268, SCE2008-31, pp. 51-56, Oct. 2008.
Paper # SCE2008-31 
Date of Issue 2008-10-23 (SCE) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SCE2008-31 Link to ES Tech. Rep. Archives: SCE2008-31

Conference Information
Committee SCE  
Conference Date 2008-10-30 - 2008-10-30 
Place (in Japanese) (See Japanese page) 
Place (in English) AIST 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Present status and future prospects for single flux quantum LSI technology, Digital application, etc 
Paper Information
Registration To SCE 
Conference Code 2008-10-SCE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Research on effective moat configuration for Nb multi-layer device structure for a cell library 
Sub Title (in English)  
Keyword(1)  
Keyword(2)  
Keyword(3)  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kan Fujiwara  
1st Author's Affiliation Superconductivity Research Laboratory/CREST-JST (SRL/CREST-JST)
2nd Author's Name Shuichi Nagasawa  
2nd Author's Affiliation Superconductivity Research Laboratory/CREST-JST (SRL/CREST-JST)
3rd Author's Name Mutsuo Hidaka  
3rd Author's Affiliation Superconductivity Research Laboratory/CREST-JST (SRL/CREST-JST)
4th Author's Name Nobuyuki Yoshikawa  
4th Author's Affiliation Yokohama National University/CREST-JST (Yokohama National Univ./CREST-JST)
5th Author's Name Masamitsu Tanaka  
5th Author's Affiliation Nagoya University/CREST-JST (Nagoya Univ./CREST-JST)
6th Author's Name Hiroyuki Akaike  
6th Author's Affiliation Nagoya University/CREST-JST (Nagoya Univ./CREST-JST)
7th Author's Name Akira Fujimaki  
7th Author's Affiliation Nagoya University/CREST-JST (Nagoya Univ./CREST-JST)
8th Author's Name Kazuyoshi Takagi  
8th Author's Affiliation Nagoya University/CREST-JST (Nagoya Univ./CREST-JST)
9th Author's Name Naofumi Takagi  
9th Author's Affiliation Nagoya University/CREST-JST (Nagoya Univ./CREST-JST)
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2008-10-30 16:45:00 
Presentation Time 25 minutes 
Registration for SCE 
Paper # SCE2008-31 
Volume (vol) vol.108 
Number (no) no.268 
Page pp.51-56 
#Pages
Date of Issue 2008-10-23 (SCE) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan