IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2008-03-27 11:15
Partitioning Behavioral Descriptions Exploiting Function-Level Parallelism
Yuko Hara, Hiroyuki Tomiyama, Shinya Honda, Hiroaki Takada, Katsuya Ishii (Nagoya Univ.) DC2007-90 CPSY2007-86
Abstract (in Japanese) (See Japanese page) 
(in English) This paper proposes a method to efficiently generate hardware from a large behavioral description by behavioral synthesis. For a program consisting of functions which are executable in parallel, this proposed method determines an optimal behavioral-level partitioning which fully exploits the function-level parallelism with simultaneously minimizing the area in the datapath and control path. This partitioning problem is formulated as an integer programming problem. Experimental results demonstrate the effectiveness of our proposed method.
Keyword (in Japanese) (See Japanese page) 
(in English) Behavioral Synthesis / Function-Level Parallelism / Integer Programming Problem / / / / /  
Reference Info. IEICE Tech. Rep., vol. 107, no. 559, DC2007-90, pp. 37-42, March 2008.
Paper # DC2007-90 
Date of Issue 2008-03-20 (DC, CPSY) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF DC2007-90 CPSY2007-86

Conference Information
Committee DC CPSY IPSJ-SLDM IPSJ-EMB  
Conference Date 2008-03-27 - 2008-03-28 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To DC 
Conference Code 2008-03-DC 
Language English (Japanese title is available) 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Partitioning Behavioral Descriptions Exploiting Function-Level Parallelism 
Sub Title (in English)  
Keyword(1) Behavioral Synthesis  
Keyword(2) Function-Level Parallelism  
Keyword(3) Integer Programming Problem  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yuko Hara  
1st Author's Affiliation Nagoya University (Nagoya Univ.)
2nd Author's Name Hiroyuki Tomiyama  
2nd Author's Affiliation Nagoya University (Nagoya Univ.)
3rd Author's Name Shinya Honda  
3rd Author's Affiliation Nagoya University (Nagoya Univ.)
4th Author's Name Hiroaki Takada  
4th Author's Affiliation Nagoya University (Nagoya Univ.)
5th Author's Name Katsuya Ishii  
5th Author's Affiliation Nagoya University (Nagoya Univ.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2008-03-27 11:15:00 
Presentation Time 20 minutes 
Registration for DC 
Paper # DC2007-90, CPSY2007-86 
Volume (vol) vol.107 
Number (no) no.559(DC), no.558(CPSY) 
Page pp.37-42 
#Pages
Date of Issue 2008-03-20 (DC, CPSY) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan