IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2008-01-16 16:00
An efficient algorithm for RTL power macro modeling and library building
Masaaki Ohtsuki, Masato Kawai, Tatsuya Koyagi, Masahiro Fukui (Ritsumeikan Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) Due to the rapid growth of the electric systems, efficient and lowpower designs have been highly required. To satisfy these requests, high accurate and high efficient power analysis, to apply lowpower optimization in higher abstraction level, is very important. This paper proposes the new efficient power modeling algorithm which uses LUT. It reduces the size of the LUT drastically, compared to conventional algorithms, and it is expected to make the power analysis and library building high efficient. The experimental results show that our approach reduces the computation time to build the library to one tenth while keeping the accuracy of the power analysis.
Keyword (in Japanese) (See Japanese page) 
(in English) Power macro model / Power consumption estimation / Power model library / LUT / / / /  
Reference Info. IEICE Tech. Rep., vol. 107, pp. 49-54, Jan. 2008.
Paper #  
Date of Issue 2008-01-09 (VLD, CPSY, RECONF) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Download PDF

Conference Information
Committee RECONF CPSY VLD IPSJ-SLDM  
Conference Date 2008-01-16 - 2008-01-17 
Place (in Japanese) (See Japanese page) 
Place (in English) Hiyoshi Campus, Keio University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) FPGA Applications, etc 
Paper Information
Registration To IPSJ-SLDM 
Conference Code 2008-01-RECONF-CPSY-VLD-IPSJ-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) An efficient algorithm for RTL power macro modeling and library building 
Sub Title (in English)  
Keyword(1) Power macro model  
Keyword(2) Power consumption estimation  
Keyword(3) Power model library  
Keyword(4) LUT  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masaaki Ohtsuki  
1st Author's Affiliation Ritsumeikan University (Ritsumeikan Univ.)
2nd Author's Name Masato Kawai  
2nd Author's Affiliation Ritsumeikan University (Ritsumeikan Univ.)
3rd Author's Name Tatsuya Koyagi  
3rd Author's Affiliation Ritsumeikan University (Ritsumeikan Univ.)
4th Author's Name Masahiro Fukui  
4th Author's Affiliation Ritsumeikan University (Ritsumeikan Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2008-01-16 16:00:00 
Presentation Time 25 minutes 
Registration for IPSJ-SLDM 
Paper # VLD2007-113, CPSY2007-56, RECONF2007-59 
Volume (vol) vol.107 
Number (no) no.414(VLD), no.416(CPSY), no.418(RECONF) 
Page pp.49-54 
#Pages
Date of Issue 2008-01-09 (VLD, CPSY, RECONF) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan