IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-11-20 10:30
An ILP Model of Code Placement Problem for Minimizing the Energy Consumption in Embedded Processors
Yuriko Ishitobi, Tohru Ishihara, Hiroto Yasuura (Kyushu Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) This paper formulates a code placement problem to optimize the total energy consumption of a CPU core, on-chip memories and off-chip memories in embedded systems. We proposed a code placement method to minimize the total energy consumption considering a cacheable region, the scratchpad region and the non-cacheable region. The cacheable region uses cache memory at access, the scratchpad region uses SPM and the non-cacheable
region accesses off-chip memory directly. The code placement problem to three region is formulated and proposeed the ILP model in this paper.
Keyword (in Japanese) (See Japanese page) 
(in English) energy reduction / embedded processor / code placement / scratchpad memory / / / /  
Reference Info. IEICE Tech. Rep., vol. 107, pp. 31-36, Nov. 2007.
Paper #  
Date of Issue 2007-11-13 (VLD, DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Download PDF

Conference Information
Committee VLD CPSY RECONF DC IPSJ-SLDM IPSJ-ARC  
Conference Date 2007-11-20 - 2007-11-22 
Place (in Japanese) (See Japanese page) 
Place (in English) Kitakyushu International Conference Center 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2007 ---A New Frontier in VLSI Design--- 
Paper Information
Registration To IPSJ-SLDM 
Conference Code 2007-11-VLD-CPSY-RECONF-DC-IPSJ-SLDM-IPSJ-ARC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) An ILP Model of Code Placement Problem for Minimizing the Energy Consumption in Embedded Processors 
Sub Title (in English)  
Keyword(1) energy reduction  
Keyword(2) embedded processor  
Keyword(3) code placement  
Keyword(4) scratchpad memory  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yuriko Ishitobi  
1st Author's Affiliation Kyushu University (Kyushu Univ.)
2nd Author's Name Tohru Ishihara  
2nd Author's Affiliation Kyushu University (Kyushu Univ.)
3rd Author's Name Hiroto Yasuura  
3rd Author's Affiliation Kyushu University (Kyushu Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2007-11-20 10:30:00 
Presentation Time 25 minutes 
Registration for IPSJ-SLDM 
Paper # VLD2007-75, DC2007-30 
Volume (vol) vol.107 
Number (no) no.334(VLD), no.337(DC) 
Page pp.31-36 
#Pages
Date of Issue 2007-11-13 (VLD, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan