IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-10-18 14:50
Derivation of Circuit Level Specifications of ΔΣ Modulator Based on Behavioral Modeling and Simulation
Yasuji Ikeda, Hideki Asai (Shizuoka Univ.) CAS2007-47 NLP2007-75
Abstract (in Japanese) (See Japanese page) 
(in English) A technique is presented for high-level synthesis using behavioral modeling of delta-sigma modulator. Verilog-A is used as the analog HDL (hardware description language) for behavioral modeling which enables to consider a variety of nonidealities. The block specification parameters which cause nonideal influence are expressed as the function of capacitor size and bias current. The method of optimizing those parameters and estimating current consumption by behavioral model simulation is described. By this method, SNR and current consumption for several topologies are estimated and the optimal parameters and the topology to target SNR are derived as a transistor level design specification.
Keyword (in Japanese) (See Japanese page) 
(in English) Delta-sigma Modulator / Analog HDL / Behavioral modeling and simulation / Optimization / / / /  
Reference Info. IEICE Tech. Rep., vol. 107, no. 264, CAS2007-47, pp. 73-77, Oct. 2007.
Paper # CAS2007-47 
Date of Issue 2007-10-11 (CAS, NLP) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2007-47 NLP2007-75

Conference Information
Committee CAS NLP  
Conference Date 2007-10-18 - 2007-10-19 
Place (in Japanese) (See Japanese page) 
Place (in English) Musashi Institute of Technology 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To CAS 
Conference Code 2007-10-CAS-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Derivation of Circuit Level Specifications of ΔΣ Modulator Based on Behavioral Modeling and Simulation 
Sub Title (in English)  
Keyword(1) Delta-sigma Modulator  
Keyword(2) Analog HDL  
Keyword(3) Behavioral modeling and simulation  
Keyword(4) Optimization  
1st Author's Name Yasuji Ikeda  
1st Author's Affiliation Shizuoka University (Shizuoka Univ.)
2nd Author's Name Hideki Asai  
2nd Author's Affiliation Shizuoka University (Shizuoka Univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2007-10-18 14:50:00 
Presentation Time 20 
Registration for CAS 
Paper # IEICE-CAS2007-47,IEICE-NLP2007-75 
Volume (vol) IEICE-107 
Number (no) no.264(CAS), no.266(NLP) 
Page pp.73-77 
#Pages IEICE-5 
Date of Issue IEICE-CAS-2007-10-11,IEICE-NLP-2007-10-11 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan