IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-08-23 11:10
Multiphase-Output Level Shift System used in Multiphase PLL for Low Power Application
Akinori Matsumoto, Shiro Sakiyama, Yusuke Tokunaga, Takashi Morie, Shiro Dosho (Matsushita) SDM2007-146 ICD2007-74 Link to ES Tech. Rep. Archives: SDM2007-146 ICD2007-74
Abstract (in Japanese) (See Japanese page) 
(in English) Low power design is essential for mobile application. For a PLL with multiphase outputs, level shifter (LS), which converts oscillator-output-level to that of power supply, consumes much power; hence, we have devised a new architecture called a multiphase-output level shift system (M-LS) which has only three transistors in each LS and cuts off short current perfectly. Moreover, we have connected between the adjacent phases of M-LS with a resistor to improve phase accuracy. The two key techniques mentioned above make power consumption 1/15 of the conventional LS. The PLL consumes about 1mA at 123MHz and accomplishes 63-phase accuracy of 0.5LSB.
Keyword (in Japanese) (See Japanese page) 
(in English) Multiphase Clock / PLL / Level Shift System / Low Power / High Phase Accuracy / / /  
Reference Info. IEICE Tech. Rep., vol. 107, no. 195, ICD2007-74, pp. 29-34, Aug. 2007.
Paper # ICD2007-74 
Date of Issue 2007-08-16 (SDM, ICD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Copyright
and
reproduction
技術研究報告に掲載された論文の著作権はIEICEに帰属します.(許諾番号:10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SDM2007-146 ICD2007-74 Link to ES Tech. Rep. Archives: SDM2007-146 ICD2007-74

Conference Information
Committee ICD SDM  
Conference Date 2007-08-23 - 2007-08-24 
Place (in Japanese) (See Japanese page) 
Place (in English) Kitami Institute of Technology 
Topics (in Japanese) (See Japanese page) 
Topics (in English) VLSI Circuit and Device Technologies (High Speed, Low Voltage, and Low Power Consumption) 
Paper Information
Registration To ICD 
Conference Code 2007-08-ICD-SDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Multiphase-Output Level Shift System used in Multiphase PLL for Low Power Application 
Sub Title (in English)  
Keyword(1) Multiphase Clock  
Keyword(2) PLL  
Keyword(3) Level Shift System  
Keyword(4) Low Power  
Keyword(5) High Phase Accuracy  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Akinori Matsumoto  
1st Author's Affiliation Matsushita Electric Industrial Co., Ltd. (Matsushita)
2nd Author's Name Shiro Sakiyama  
2nd Author's Affiliation Matsushita Electric Industrial Co., Ltd. (Matsushita)
3rd Author's Name Yusuke Tokunaga  
3rd Author's Affiliation Matsushita Electric Industrial Co., Ltd. (Matsushita)
4th Author's Name Takashi Morie  
4th Author's Affiliation Matsushita Electric Industrial Co., Ltd. (Matsushita)
5th Author's Name Shiro Dosho  
5th Author's Affiliation Matsushita Electric Industrial Co., Ltd. (Matsushita)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2007-08-23 11:10:00 
Presentation Time 25 
Registration for ICD 
Paper # IEICE-SDM2007-146,IEICE-ICD2007-74 
Volume (vol) IEICE-107 
Number (no) no.194(SDM), no.195(ICD) 
Page pp.29-34 
#Pages IEICE-6 
Date of Issue IEICE-SDM-2007-08-16,IEICE-ICD-2007-08-16 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan