IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-07-27 08:30
A Study of Clock and Data Recovery Circuits with Wide Band VCO
Tomoyuki Tanaka (Osaka Univ./Synthesis), Tsukasa Ida, Guechol Kim, Toshimasa Matsuoka, Kenji Taniguchi (Osaka Univ.) ICD2007-54 Link to ES Tech. Rep. Archives: ICD2007-54
Abstract (in Japanese) (See Japanese page) 
(in English) We proposed wide band Clock and Data Recovery circuits (CDR) with VCO-control-voltage recovery block which avoid the loop to fall out of lock and pseudo-lock.
SPICE simulations of the designed CDR in a mixed-signal 0.25um CMOS process with a single 3.3V power supply successfully demonstrated the recovery of
clock for the data-rate up to 1.6 times(fmax/fmin).
Keyword (in Japanese) (See Japanese page) 
(in English) CDR / VCO control voltage / VCO control voltage recovery circuits / Schmitt trigger / / / /  
Reference Info. IEICE Tech. Rep., vol. 107, no. 163, ICD2007-54, pp. 101-105, July 2007.
Paper # ICD2007-54 
Date of Issue 2007-07-19 (ICD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Download PDF ICD2007-54 Link to ES Tech. Rep. Archives: ICD2007-54

Conference Information
Committee ICD ITE-IST  
Conference Date 2007-07-26 - 2007-07-27 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ICD 
Conference Code 2007-07-ICD-ITE-IST 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Study of Clock and Data Recovery Circuits with Wide Band VCO 
Sub Title (in English)  
Keyword(1) CDR  
Keyword(2) VCO control voltage  
Keyword(3) VCO control voltage recovery circuits  
Keyword(4) Schmitt trigger  
1st Author's Name Tomoyuki Tanaka  
1st Author's Affiliation Osaka University/Synthesis (Osaka Univ./Synthesis)
2nd Author's Name Tsukasa Ida  
2nd Author's Affiliation Osaka University (Osaka Univ.)
3rd Author's Name Guechol Kim  
3rd Author's Affiliation Osaka University (Osaka Univ.)
4th Author's Name Toshimasa Matsuoka  
4th Author's Affiliation Osaka University (Osaka Univ.)
5th Author's Name Kenji Taniguchi  
5th Author's Affiliation Osaka University (Osaka Univ.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2007-07-27 08:30:00 
Presentation Time 25 
Registration for ICD 
Paper # IEICE-ICD2007-54 
Volume (vol) IEICE-107 
Number (no) no.163 
Page pp.101-105 
#Pages IEICE-5 
Date of Issue IEICE-ICD-2007-07-19 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan