IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-07-20 11:35
Hardware Implementations of the 128-bit Blockcipher CLEFIA
Taizo Shirai, Kyoji Shibutani, Toru Akishita, Shiho Moriai (Sony), Tetsu Iwata (Nagoya Univ.) ISEC2007-49
Abstract (in Japanese) (See Japanese page) 
(in English) This paper presents optimization techniques and evaluation results in hardware implementations of the 128-bit blockcipher CLEFIA. We investigated efficient implementaions of two S-boxes and two diffusion matrices in $F$-functions, and the $DoubleSwap$ function used in the key scheduling part. Using a 0.09 $\mu$m CMOS ASIC library, our fast implementation and compact implementation of CLEFIA with 128-bit keys achieve 1.60 Gbps with less than 6 Kgate and 0.71 Gbps with less than 5 Kgate, respectively. These figures are so advantageous to the best known results of hardware performance of AES and Camellia that CLEFIA is a highly efficient blockcipher in hardware implementations.
Keyword (in Japanese) (See Japanese page) 
(in English) blockcipher / CLEFIA / hardware implementation / / / / /  
Reference Info. IEICE Tech. Rep., vol. 107, no. 141, ISEC2007-49, pp. 29-36, July 2007.
Paper # ISEC2007-49 
Date of Issue 2007-07-13 (ISEC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ISEC2007-49

Conference Information
Committee ISEC SITE IPSJ-CSEC  
Conference Date 2007-07-19 - 2007-07-20 
Place (in Japanese) (See Japanese page) 
Place (in English) Future University-Hakodate 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ISEC 
Conference Code 2007-07-ISEC-SITE-IPSJ-CSEC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Hardware Implementations of the 128-bit Blockcipher CLEFIA 
Sub Title (in English)  
Keyword(1) blockcipher  
Keyword(2) CLEFIA  
Keyword(3) hardware implementation  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Taizo Shirai  
1st Author's Affiliation Sony Corporation (Sony)
2nd Author's Name Kyoji Shibutani  
2nd Author's Affiliation Sony Corporation (Sony)
3rd Author's Name Toru Akishita  
3rd Author's Affiliation Sony Corporation (Sony)
4th Author's Name Shiho Moriai  
4th Author's Affiliation Sony Corporation (Sony)
5th Author's Name Tetsu Iwata  
5th Author's Affiliation Nagoya University (Nagoya Univ.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-3 
Date Time 2007-07-20 11:35:00 
Presentation Time 25 minutes 
Registration for ISEC 
Paper # ISEC2007-49 
Volume (vol) vol.107 
Number (no) no.141 
Page pp.29-36 
#Pages
Date of Issue 2007-07-13 (ISEC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan