IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-05-31 10:45
A Parallel SAT Solver for Multi-Core Processor Environment
Akihide Takami, Koji Iwanuma, Hidetomo Nabeshima (Univ. of Yamanashi) AI2007-2
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, we propose a new parallel SAT solver based on the fastest sequential SAT solver ”Mini-
Sat” for a multi-core processor environment. Our solver consists of multi-processes. Each process executes a SAT
solver which solves the same SAT problem using different search strategy parameters. Each process executes a SAT
solver which solves the same SAT problem using different search strategy parameters and shares learned clauses
each other for pruning redundant search space. The experimental result showed that our solver using 2-CPUs is
approximately two times faster than 1-CPU, and 4-CPUs can solve two SAT problems which can not be solved by
1-CPU within a certain time limit.
Keyword (in Japanese) (See Japanese page) 
(in English) SAT / parallel processing / multi-core / sharing learnt clauses / / / /  
Reference Info. IEICE Tech. Rep., vol. 107, no. 78, AI2007-2, pp. 7-12, May 2007.
Paper # AI2007-2 
Date of Issue 2007-05-24 (AI) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (No. 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF AI2007-2

Conference Information
Committee AI  
Conference Date 2007-05-31 - 2007-05-31 
Place (in Japanese) (See Japanese page) 
Place (in English) Kikai-Shinko-Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To AI 
Conference Code 2007-05-AI 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Parallel SAT Solver for Multi-Core Processor Environment 
Sub Title (in English)  
Keyword(1) SAT  
Keyword(2) parallel processing  
Keyword(3) multi-core  
Keyword(4) sharing learnt clauses  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Akihide Takami  
1st Author's Affiliation University of Yamanashi (Univ. of Yamanashi)
2nd Author's Name Koji Iwanuma  
2nd Author's Affiliation University of Yamanashi (Univ. of Yamanashi)
3rd Author's Name Hidetomo Nabeshima  
3rd Author's Affiliation University of Yamanashi (Univ. of Yamanashi)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2007-05-31 10:45:00 
Presentation Time 25 
Registration for AI 
Paper # IEICE-AI2007-2 
Volume (vol) IEICE-107 
Number (no) no.78 
Page pp.7-12 
#Pages IEICE-6 
Date of Issue IEICE-AI-2007-05-24 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan