IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-05-31 13:45
Mutligrain Parallel Processing in SMP Execution Mode on a Multicore for Consumer Electronics
Masayoshi Mase, Daisuke Baba, Harumi Nagayama, Hiroaki Tano, Takeshi Masuura, Takamichi Miyamoto, Jun Shirako, Hirofumi Nakano, Keiji Kimura (Waseda Univ.), Tatsuya Kamei, Toshihiro Hattori, Atsushi Hasegawa (Renesas Technology), Masaki Ito, Makoto Satoh, Kunio Uchiyama (Hitachi Ltd.) Link to ES Tech. Rep. Archives: ICD2007-21
Abstract (in Japanese) (See Japanese page) 
(in English) Currently, multicore processors are becoming ubiquitous in various computing domains, namely con-
sumer electronics such as games, car navigation systems and mobile phones, PCs, and supercomputers. This paper
describes parallelization of media processing programs written in restricted C language by OSCAR multigrain parallelizing compiler and SMP processing performance on RP1 4-core SH-4A (SH-X3) multicore processor developed by Renesas Technology Corp. and Hitachi, Ltd. based on standard OSCAR multicore memory architecture as a part of NEDO ``Research and Development of Multicore Technology for Real Time Consumer Electronics Project''. Performance evaluation shows OSCAR compiler achieved 3.34 times speedup using 4 cores against using 1 core for AAC audio encoder.
Keyword (in Japanese) (See Japanese page) 
(in English) Multicore / Multigrain parallel processing / Automatic parallelization / Compiler / Consumer electronics / / /  
Reference Info. IEICE Tech. Rep., vol. 107, no. 76, ICD2007-21, pp. 25-30, May 2007.
Paper #  
Date of Issue 2007-05-24 (ICD) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF Link to ES Tech. Rep. Archives: ICD2007-21

Conference Information
Committee ICD IPSJ-ARC  
Conference Date 2007-05-31 - 2007-06-01 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English) Creative Collaboration between Circuit and Architecture: Processor, Memory and SOC 
Paper Information
Registration To IPSJ-ARC 
Conference Code 2007-05-ICD-IPSJ-ARC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Mutligrain Parallel Processing in SMP Execution Mode on a Multicore for Consumer Electronics 
Sub Title (in English)  
Keyword(1) Multicore  
Keyword(2) Multigrain parallel processing  
Keyword(3) Automatic parallelization  
Keyword(4) Compiler  
Keyword(5) Consumer electronics  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masayoshi Mase  
1st Author's Affiliation Waseda University (Waseda Univ.)
2nd Author's Name Daisuke Baba  
2nd Author's Affiliation Waseda University (Waseda Univ.)
3rd Author's Name Harumi Nagayama  
3rd Author's Affiliation Waseda University (Waseda Univ.)
4th Author's Name Hiroaki Tano  
4th Author's Affiliation Waseda University (Waseda Univ.)
5th Author's Name Takeshi Masuura  
5th Author's Affiliation Waseda University (Waseda Univ.)
6th Author's Name Takamichi Miyamoto  
6th Author's Affiliation Waseda University (Waseda Univ.)
7th Author's Name Jun Shirako  
7th Author's Affiliation Waseda University (Waseda Univ.)
8th Author's Name Hirofumi Nakano  
8th Author's Affiliation Waseda University (Waseda Univ.)
9th Author's Name Keiji Kimura  
9th Author's Affiliation Waseda University (Waseda Univ.)
10th Author's Name Tatsuya Kamei  
10th Author's Affiliation Renesas Technology Corp. (Renesas Technology)
11th Author's Name Toshihiro Hattori  
11th Author's Affiliation Renesas Technology Corp. (Renesas Technology)
12th Author's Name Atsushi Hasegawa  
12th Author's Affiliation Renesas Technology Corp. (Renesas Technology)
13th Author's Name Masaki Ito  
13th Author's Affiliation Hitachi Ltd. (Hitachi Ltd.)
14th Author's Name Makoto Satoh  
14th Author's Affiliation Hitachi Ltd. (Hitachi Ltd.)
15th Author's Name Kunio Uchiyama  
15th Author's Affiliation Hitachi Ltd. (Hitachi Ltd.)
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2007-05-31 13:45:00 
Presentation Time 30 
Registration for IPSJ-ARC 
Paper # IEICE-ICD2007-21 
Volume (vol) IEICE-107 
Number (no) no.76 
Page pp.25-30 
#Pages IEICE-6 
Date of Issue IEICE-ICD-2007-05-24 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan