IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-01-30 12:20
A Test Generation Framework using Checker Circuits and its Application to Path Delay Test Generation
Tsuyoshi Iwagaki (JAIST), Satoshi Ohtake (NAIST), Mineo Kaneko (JAIST), Hideo Fujiwara (NAIST)
Abstract (in Japanese) (See Japanese page) 
(in English) (Not available yet)
Keyword (in Japanese) (See Japanese page) 
(in English) / / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 512, CAS2006-76, pp. 37-42, Jan. 2007.
Paper # CAS2006-76 
Date of Issue 2007-01-23 (CAS) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee CAS  
Conference Date 2007-01-29 - 2007-01-30 
Place (in Japanese) (See Japanese page) 
Place (in English) Ehime Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To CAS 
Conference Code 2007-01-CAS 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Test Generation Framework using Checker Circuits and its Application to Path Delay Test Generation 
Sub Title (in English)  
Keyword(1)  
Keyword(2)  
Keyword(3)  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Tsuyoshi Iwagaki  
1st Author's Affiliation Japan Advanced Institute of Science and Technology (JAIST)
2nd Author's Name Satoshi Ohtake  
2nd Author's Affiliation Nara Institute of Science and Technology (NAIST)
3rd Author's Name Mineo Kaneko  
3rd Author's Affiliation Japan Advanced Institute of Science and Technology (JAIST)
4th Author's Name Hideo Fujiwara  
4th Author's Affiliation Nara Institute of Science and Technology (NAIST)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2007-01-30 12:20:00 
Presentation Time 25 minutes 
Registration for CAS 
Paper # CAS2006-76 
Volume (vol) vol.106 
Number (no) no.512 
Page pp.37-42 
#Pages
Date of Issue 2007-01-23 (CAS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan