IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-01-18 11:25
Model Checking of Cycle Accurate Hardware Behavior Models with Instantaneous Communication
Hirohisa Fujita, Masahiko Hamada, Tadaaki Tanimoto, Akio Nakata, Teruo Higashino (Osaka Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) Wiring delay imposes a limitation on
increase of clock frequency.
Therefore, instantaneous communications
consuming no clock cycles
are sometimes used.
Cycle accurate behavior models
allowing such communications have a problem
of oscillation and divergence
in variable values
caused by combinational loops.
In this paper, we propose a model checking
method of cycle accurate behavior models
including instantaneous communications
of wire.
Proposed method can detect the occurrence of
oscillation, divergence and other
problems like access conflict.
In the experiments,
we confirmed the effectiveness of our method
using several simple test cases.
Keyword (in Japanese) (See Japanese page) 
(in English) instantaneous communication / constructive analysis / cycle accurate behavior model / model checking / / / /  
Reference Info. IEICE Tech. Rep., vol. 106, pp. 25-30, Jan. 2007.
Paper #  
Date of Issue 2007-01-11 (VLD, CPSY, RECONF) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee VLD CPSY RECONF IPSJ-SLDM  
Conference Date 2007-01-17 - 2007-01-18 
Place (in Japanese) (See Japanese page) 
Place (in English) Keio Univ. Hiyoshi Campus 
Topics (in Japanese) (See Japanese page) 
Topics (in English) FPGA and its Application, etc. 
Paper Information
Registration To IPSJ-SLDM 
Conference Code 2007-01-VLD-CPSY-RECONF-IPSJ-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Model Checking of Cycle Accurate Hardware Behavior Models with Instantaneous Communication 
Sub Title (in English)  
Keyword(1) instantaneous communication  
Keyword(2) constructive analysis  
Keyword(3) cycle accurate behavior model  
Keyword(4) model checking  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hirohisa Fujita  
1st Author's Affiliation Osaka University (Osaka Univ.)
2nd Author's Name Masahiko Hamada  
2nd Author's Affiliation Osaka University (Osaka Univ.)
3rd Author's Name Tadaaki Tanimoto  
3rd Author's Affiliation Osaka University (Osaka Univ.)
4th Author's Name Akio Nakata  
4th Author's Affiliation Osaka University (Osaka Univ.)
5th Author's Name Teruo Higashino  
5th Author's Affiliation Osaka University (Osaka Univ.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2007-01-18 11:25:00 
Presentation Time 25 minutes 
Registration for IPSJ-SLDM 
Paper # VLD2006-98, CPSY2006-69, RECONF2006-69 
Volume (vol) vol.106 
Number (no) no.454(VLD), no.456(CPSY), no.458(RECONF) 
Page pp.25-30 
#Pages
Date of Issue 2007-01-11 (VLD, CPSY, RECONF) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan