IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-01-17 16:50
Converting PLC instruction sequence into logic circuit: implementation and evaluation
Masanori Akinaka, Shuichi Ichikawa (Toyohashi Univ. Tech.)
Abstract (in Japanese) (See Japanese page) 
(in English) By implementing a control program with hard-wired logic using reconfigurable devices (e.g., FPGA), a flexible and highly responsive system can be realized. This new system also contributes to securing intellectual property, while reducing implementation space and cost. This study outlines a converter that translates PLC instruction sequence into logic description. A productive ladder program was examined with Mitsubishi Electric FX2N PLC and Altera Stratix II FPGA, where a straightforward Sequential design (SD) was estimated to be 1800 times faster than PLC, while a performance-oriented Flat design (FD) was estimated to be 5.6 times faster than SD (i.e., 10000 times faster than PLC). Logic scales were 3554 ALUT for SD and 2643 ALUT for FD, which are small enough to fit into a state-of-the-art FPGA chip.
Keyword (in Japanese) (See Japanese page) 
(in English) Programmable Logic Controller (PLC) / Field Programmable Gate Array (FPGA) / control program / / / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 455, CPSY2006-63, pp. 43-48, Jan. 2007.
Paper # CPSY2006-63 
Date of Issue 2007-01-10 (VLD, CPSY, RECONF) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Download PDF

Conference Information
Committee VLD CPSY RECONF IPSJ-SLDM  
Conference Date 2007-01-17 - 2007-01-18 
Place (in Japanese) (See Japanese page) 
Place (in English) Keio Univ. Hiyoshi Campus 
Topics (in Japanese) (See Japanese page) 
Topics (in English) FPGA and its Application, etc. 
Paper Information
Registration To CPSY 
Conference Code 2007-01-VLD-CPSY-RECONF-IPSJ-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Converting PLC instruction sequence into logic circuit: implementation and evaluation 
Sub Title (in English)  
Keyword(1) Programmable Logic Controller (PLC)  
Keyword(2) Field Programmable Gate Array (FPGA)  
Keyword(3) control program  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masanori Akinaka  
1st Author's Affiliation Toyohashi University of Technology (Toyohashi Univ. Tech.)
2nd Author's Name Shuichi Ichikawa  
2nd Author's Affiliation Toyohashi University of Technology (Toyohashi Univ. Tech.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker
Date Time 2007-01-17 16:50:00 
Presentation Time 25 
Registration for CPSY 
Paper # IEICE-VLD2006-92,IEICE-CPSY2006-63,IEICE-RECONF2006-63 
Volume (vol) IEICE-106 
Number (no) no.453(VLD), no.455(CPSY), no.457(RECONF) 
Page pp.43-48 
#Pages IEICE-6 
Date of Issue IEICE-VLD-2007-01-10,IEICE-CPSY-2007-01-10,IEICE-RECONF-2007-01-10 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan