IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-11-30 11:20
On Handling Cell Placement with Adjacent Symmetry Constraints for Analog IC Layout Design
Shinichi Kouda, Kunihiro Fujiyoshi (TUAT)
Abstract (in Japanese) (See Japanese page) 
(in English) In recent high performance analog IC design,
it is often required to place some cells
symmetrically to a horizontal or vertical axis.
Then, some methods of obtaining the closest placement that satisfies the given
symmetry constraints and the topology constraints imposed by
a sequence-pair were proposed.
But, some cells placed symmetrically are required
to be placed nearly.
Therefore, in this paper, we define ``adjacent symmetry constraint'' and
propose a method of obtaining the closest cell placement
that satisfies the given constraints.
Keyword (in Japanese) (See Japanese page) 
(in English) symmetry constraint / sequence pair / analog IC / placement / / / /  
Reference Info. IEICE Tech. Rep., vol. 106, pp. 31-36, Nov. 2006.
Paper #  
Date of Issue 2006-11-23 (VLD, DC) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee RECONF CPSY VLD DC IPSJ-SLDM IPSJ-ARC  
Conference Date 2006-11-28 - 2006-11-30 
Place (in Japanese) (See Japanese page) 
Place (in English) Kitakyushu International Conference Center 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2006 ---A New Frontier in VLSI Design--- 
Paper Information
Registration To IPSJ-SLDM 
Conference Code 2006-11-RECONF-CPSY-VLD-DC-IPSJ-SLDM-IPSJ-ARC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) On Handling Cell Placement with Adjacent Symmetry Constraints for Analog IC Layout Design 
Sub Title (in English)  
Keyword(1) symmetry constraint  
Keyword(2) sequence pair  
Keyword(3) analog IC  
Keyword(4) placement  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Shinichi Kouda  
1st Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
2nd Author's Name Kunihiro Fujiyoshi  
2nd Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2006-11-30 11:20:00 
Presentation Time 25 minutes 
Registration for IPSJ-SLDM 
Paper # VLD2006-77, DC2006-64 
Volume (vol) vol.106 
Number (no) no.389(VLD), no.392(DC) 
Page pp.31-36 
#Pages
Date of Issue 2006-11-23 (VLD, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan