IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-10-27 11:30
Reconfigurable Stacked Memory System for Parallel Image Processing Using Three-Dimensional LSI Technology
Daijiro Amano, Takeaki Sugimura, Yuta Konishi, Takafumi Fukushima, Tetsu Tanaka, Mitsumasa Koyanagi (Tohoku Univ.) Link to ES Tech. Rep. Archives: ICD2006-134
Abstract (in Japanese) (See Japanese page) 
(in English) The real-time image processing system with a frame rate beyond video rate is required for the high-speed visual information processing which is employed in the robot vision and moving target tracking. So far the parallel image processing system using a three-dimensional integrated circuit was proposed. This system has several layers where the image sensor circuit, the memory circuit, and the processing circuit are incorporated into the respective layers. In this system, the image data captured by the image sensor is divided into many units and stored in the memories. The stored image data is processed in parallel by the processing circuit. However, it becomes difficult to perform the processing operation such as filtering which needs the data processing beyond the boundary between the divided image units. In the filtering operation, we use not only the pixel data of target unit but also the peripheral pixel data in the neighboring units. Therefore, it is needed to access both memories of the target unit and the neighboring units. In order to overcome such difficulties in memory access, we proposed a novel memory system using three-dimensional LSI technology. In this system, the image can be easily divided into many image units without any restrictions by dynamically changing the memory configuration. This system does not need to access the pixel memories of the neighboring units as a result of dynamically changing the memory configuration. Consequently, the number of execution cycles is decreased, and the image data processing with higher speed compared with the previous system is possible. We implemented this memory system on FPGA and confirmed the basic operations for the image processing.
Keyword (in Japanese) (See Japanese page) 
(in English) robot vision / memory system / image processing / / / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 317, ICD2006-134, pp. 43-48, Oct. 2006.
Paper # ICD2006-134 
Date of Issue 2006-10-20 (SIP, ICD, IE) 
ISSN Print edition: ISSN 0913-5685
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF Link to ES Tech. Rep. Archives: ICD2006-134

Conference Information
Committee ICD SIP IE IPSJ-SLDM  
Conference Date 2006-10-26 - 2006-10-27 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ICD 
Conference Code 2006-10-ICD-SIP-IE-IPSJ-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Reconfigurable Stacked Memory System for Parallel Image Processing Using Three-Dimensional LSI Technology 
Sub Title (in English)  
Keyword(1) robot vision  
Keyword(2) memory system  
Keyword(3) image processing  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Daijiro Amano  
1st Author's Affiliation Tohoku University (Tohoku Univ.)
2nd Author's Name Takeaki Sugimura  
2nd Author's Affiliation Tohoku University (Tohoku Univ.)
3rd Author's Name Yuta Konishi  
3rd Author's Affiliation Tohoku University (Tohoku Univ.)
4th Author's Name Takafumi Fukushima  
4th Author's Affiliation Tohoku University (Tohoku Univ.)
5th Author's Name Tetsu Tanaka  
5th Author's Affiliation Tohoku University (Tohoku Univ.)
6th Author's Name Mitsumasa Koyanagi  
6th Author's Affiliation Tohoku University (Tohoku Univ.)
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2006-10-27 11:30:00 
Presentation Time 20 minutes 
Registration for ICD 
Paper # SIP2006-108, ICD2006-134, IE2006-86 
Volume (vol) vol.106 
Number (no) no.315(SIP), no.317(ICD), no.319(IE) 
Page pp.43-48 
#Pages
Date of Issue 2006-10-20 (SIP, ICD, IE) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan