Paper Abstract and Keywords |
Presentation |
2006-10-27 10:50
Design method of low-power dual-supply-voltage system LSI taking into account leakage current of MOSFET Shigeyoshi Watanabe, Masaki Kanai, Akira Nagasawa, Satoshi Hanami, Manabu Kobayashi, Toshinori Takabatake (SIT) Link to ES Tech. Rep. Archives: ICD2006-132 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
Reduction of power dissipation caused by dynamic current, gate leakage current, and subthreshold leakage current of dual-supply-voltage (VH, VL) system LSI has been analyzed. The reduction ratio of power dissipation due to leakage current is strongly depend on VH. Not only dynamic current but also leakage current can be successfully reduced with using conventional dual-supply- voltage scheme for 32nm-65nm generation. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
system LSI / dual supply voltage scheme / dynamic current / gate leakage current / subthreshold leakage current / MOSFET / scaling rule / path-delay distribution |
Reference Info. |
IEICE Tech. Rep., vol. 106, no. 317, ICD2006-132, pp. 31-36, Oct. 2006. |
Paper # |
ICD2006-132 |
Date of Issue |
2006-10-20 (SIP, ICD, IE) |
ISSN |
Print edition: ISSN 0913-5685 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
Link to ES Tech. Rep. Archives: ICD2006-132 |
|