IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-10-04 14:55
A Globally Convergent Method for Finding DC Solutions of MOS Transistor Circuits
Kazutoshi Sako, Hong Yu, Yasuaki Inoue (Waseda Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) Finding DC operating points of transistor circuits is a very important and difficult task. The Newton-Raphson methods employed in SPICE-like simulators often fails to converge to a solution. To overcome this non-convergence problem, homotopy methods have been studied from various viewpoints. However, most of these efforts in conventional homotopy methods are mainly focused on the DC solutions of bipolar transistor circuits. In this paper, a homotopy method for solving MOS transistor circuits by using a nonlinear auxiliary function is proposed. Moreover, numerical examples are demonstrated to show that our proposed method is more efficient compared with the conventional homotopy method.
Keyword (in Japanese) (See Japanese page) 
(in English) circuit simulator / homotopy / MOS transistor circuit / / / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 274, NLP2006-50, pp. 37-42, Oct. 2006.
Paper # NLP2006-50 
Date of Issue 2006-09-27 (CAS, NLP) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee NLP CAS  
Conference Date 2006-10-04 - 2006-10-05 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To NLP 
Conference Code 2006-10-NLP-CAS 
Language English (Japanese title is available) 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Globally Convergent Method for Finding DC Solutions of MOS Transistor Circuits 
Sub Title (in English)  
Keyword(1) circuit simulator  
Keyword(2) homotopy  
Keyword(3) MOS transistor circuit  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kazutoshi Sako  
1st Author's Affiliation Waseda University (Waseda Univ.)
2nd Author's Name Hong Yu  
2nd Author's Affiliation Waseda University (Waseda Univ.)
3rd Author's Name Yasuaki Inoue  
3rd Author's Affiliation Waseda University (Waseda Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2006-10-04 14:55:00 
Presentation Time 25 minutes 
Registration for NLP 
Paper # CAS2006-27, NLP2006-50 
Volume (vol) vol.106 
Number (no) no.272(CAS), no.274(NLP) 
Page pp.37-42 
#Pages
Date of Issue 2006-09-27 (CAS, NLP) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan