IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-05-11 14:25
Stochastic Computing with Quantization Noise Shaping
Naoya Yamamoto, Hisato Fujisaka, Kazuhisa Haeiwa, Takeshi Kamio (Hiroshima City Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) This paper presents a bit-rate converter and arithmetic circuits for nanoelectronic signal processing systems based on stochastic computing architecture. A bit-rate conversion circuit converts probabilistic high-rate binary signals to low-rate binary signals without increasing quantization noise power in a signal band. Arithmetic circuits operate on the low-rate signals with the noise spectral distribution kept unchanged. Thus, wide-band signals can be processed with the conversion circuits and the arithmetic circuits. We designed these circuits in logic level using simple sorting modules which separate bits of logical "1" and "0". Then, we designed the QCA circuits equivalent to the logic circuits. Coincidental behavior between the circuits built of QCA and logic gates is confirmed by using QCA designer and a logic level simulator.
Keyword (in Japanese) (See Japanese page) 
(in English) stochastic computing / noise shaping / arithmetic circuits / / / / /  
Reference Info. IEICE Tech. Rep., vol. 106, no. 30, NLP2006-5, pp. 21-25, May 2006.
Paper # NLP2006-5 
Date of Issue 2006-05-04 (NLP) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee NLP  
Conference Date 2006-05-11 - 2006-05-11 
Place (in Japanese) (See Japanese page) 
Place (in English) Kumamoto Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To NLP 
Conference Code 2006-05-NLP 
Language English (Japanese title is available) 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Stochastic Computing with Quantization Noise Shaping 
Sub Title (in English)  
Keyword(1) stochastic computing  
Keyword(2) noise shaping  
Keyword(3) arithmetic circuits  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Naoya Yamamoto  
1st Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
2nd Author's Name Hisato Fujisaka  
2nd Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
3rd Author's Name Kazuhisa Haeiwa  
3rd Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
4th Author's Name Takeshi Kamio  
4th Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-2 
Date Time 2006-05-11 14:25:00 
Presentation Time 25 minutes 
Registration for NLP 
Paper # NLP2006-5 
Volume (vol) vol.106 
Number (no) no.30 
Page pp.21-25 
#Pages
Date of Issue 2006-05-04 (NLP) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan